

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

# D8 MLB


LAST\_MODIFIED=Mon Aug 27 13:24:34 2012


REV	ECN	DESCRIPTION OF REVISION	CK APPD / DATE
7	0001607307	ENGINEERING RELEASED	2012-08-28

Page	Contents	Sync	Date
1	Table of Contents	MASTER	N/A
2	System Block Diagram	D8_MLB	01/05/2012
3	Power Block Diagram	D8_MARK	04/23/2012
4	BOM Configuration	D8_MLB	12/19/2011
5	DEBUG LEDS	D8_TAVYS	06/22/2012
6	Power Connectors/Aliases	D8_DOUG	06/20/2012
7	Holes/PD parts	D8_MLB	03/25/2012
8	Unused Signal Aliases	D8_MLB_ULTIMATE	04/02/2012
9	Signal Aliases	K70_MLB	08/23/2011
10	CPU DMI/PEG/FDI/RSVD	D8_ROSITA	03/23/2012
11	CPU CLOCK/MISC/JTAG	D7_MLB	03/15/2012
12	CPU DDR3 INTERFACES	D7_MLB	03/15/2012
13	CPU POWER	D7_MLB	03/15/2012
14	CPU GROUNDS	D7_MLB	03/15/2012
15	STRAPS,PULL UPS,PULL DOWNS FOR PCH AND CPU	D8_MLB	03/29/2012
16	CPU NON-GFX DECOUPLING	D7_MLB	12/20/2011
17	GFX DECOUPLING & PCH PWR ALIAS	D8_KOSECOFF	01/26/2012
18	PCH SATA/PCIE/CLK/LPC/SPI	D8_MLB	N/A
19	PCH DMI/FDI/GRAPHICS	D7_MLB	03/15/2012
20	PCH PCI/USB	D7_MLB	03/15/2012
21	PCH MISC	D8_MLB	N/A
22	PCH POWER	D8_MLB	N/A
23	PCH GROUNDS	D7_MLB	03/15/2012
24	PCH DECOUPLING	D8_MLB	N/A
25	CPU and PCH XDP	D7_MLB	01/26/2012
26	CHIPSET SUPPORT	D8_MLB	N/A
27	USB 2.0 HUB (BT/SMC)	D8_ROSITA	03/23/2012
28	CPU Memory S3 Support	D8_MARK	04/23/2012
29	DDR3 SO-DIMM Connector A Slot0	D8_KOSECOFF	03/19/2012
30	DDR3 SO-DIMM Connector A Slot1	D8_KOSECOFF	03/19/2012
31	DDR3 SO-DIMM CONNECTOR B SLOT0	D8_KOSECOFF	03/19/2012
32	DDR3 SO-DIMM CONNECTOR B SLOT1	D8_KOSECOFF	03/19/2012
33	DDR3 ALIASES AND BITSWAPS	D8_KOSECOFF	03/19/2012
34	DDR3/FRAMEBUF VREF MARGINING	D8_KOSECOFF	03/19/2012
35	AIRPORT/BT	D8_FIYIN	07/02/2012
36	Thunderbolt Host (1 of 2)	D8_MLB	N/A
37	Thunderbolt Host (2 of 2)	D7_MLB	03/15/2012
38	Thunderbolt Power Support	D7_MLB	03/15/2012
39	ETHERNET PHY (CAESAR IV+)	D8_FIYIN	07/02/2012
40	Ethernet Support & Connector	D8_FIYIN	07/02/2012
41	SD READER CONNECTOR	D8_FIYIN	03/23/2012
42	Camera Controller	D8_ROSITA	03/15/2012
43	Camera Controller Support	D7_MLB	01/31/2012
44	SATA Connectors	D8_JERRY	03/23/2012
45	EXTERNAL USB PORTS A & B	D8_ROSITA	03/23/2012
46	EXTERNAL USB PORTS C & D	D8_ROSITA	03/22/2012
47	SMC	D8_MARK	07/19/2012
48	SMC Support	D8_DOUG	N/A
49	SPI and Debug Connector	D8_MLB	06/22/2012
50	SMBus Connections	D8_TAVYS	06/20/2012
51	I and V Sense 1	D8_DOUG	02/25/2012
52	HDD/SSD Temp Sense	D8_JERRY	06/07/2012
53	Temperature Sensors	D8_DOUG	07/19/2012
54	System Fan	D8_DOUG	04/23/2012
55	I and V Sense 2	D8_MARK	06/13/2012
56	AUDIO: CODEC/REGULATORS	D8_DAVID	06/13/2012
57	AUDIO: HEADPHONE AMP	D8_DAVID	06/13/2012
58	AUDIO: LEFT SPKR AMP	D8_DAVID	06/13/2012
59	AUDIO: RIGHT SPKR AMP	D8_DAVID	06/13/2012

Page	Contents	Sync	Date
60	AUDIO: Jack, Mikey, CHS Switch	D8_DIRK	06/29/2012
61	Audio: Spkr/Mic Conn.	D8_DAVID	06/13/2012
62	AUDIO: Detects/Grounding	D8_DAVID	06/13/2012
63	AUDIO: Speaker ID	D8_DAVID	06/13/2012
64	PM Regulator Enables	D8_MARK	04/23/2012
65	PM Power Good	D8_MARK	04/23/2012
66	VReg CPU Core/AXG Cntl	D8_MLB	02/28/2012
67	VReg CPU Core Phases	D8_MLB	02/28/2012
68	VReg CPU AXG Phases	D8_MLB	02/28/2012
69	VReg CPU 1.05V S0	D8_KOSECOFF	02/25/2012
70	VReg CPU VccSA S0	D8_KOSECOFF	02/25/2012
71	VReg 3.3V S5/5V S4	D8_MLB	02/25/2012
72	VReg VDDQ and 1.8V S0	D8_KOSECOFF	04/11/2012
73	VREG 3.42V G3HOT	D8_MLB	05/14/2012
74	FET-Controlled S0 and S4	D8_MLB	03/13/2012
75	KEPLER PCI-E	D8_AARON	04/09/2012
76	KEPLER CORE/FB POWER	D8_YAN	05/15/2012
77	KEPLER FRAME BUFFER I/F	D8_YAN	04/09/2012
78	GPU SIGNAL & POWER ALIASES	D8_YAN	04/09/2012
79	GDDR5 Frame Buffer A	D8_YAN	04/09/2012
80	GDDR5 Frame Buffer B	D8_YAN	04/09/2012
81	KEPLER EDP/DP/GPIO	D8_YAN	07/27/2012
82	KEPLER GPIOs,CLK & STRAPS	D8_YAN	04/09/2012
83	KEPLER PEX PWR/GNDS	D8_YAN	03/13/2012
84	Internal DP MUXing	D8_AARON	03/15/2012
85	TBT DDC Crossbar	D7_MLB	03/13/2012
86	Thunderbolt Connector A	D8_AARON	03/21/2012
87	Internal DP Support	D8_MLB	03/13/2012
88	Thunderbolt Connector B	D8_AARON	04/23/2012
89	Backlight Controller MCU	D8_MLB	04/23/2012
90	Backlight LED Driver	D8_MLB	04/23/2012
91	Backlight Controller	D8_MLB	02/28/2012
92	VReg GPU Core Phases	D8_MLB	02/25/2012
93	VReg GPU Core Phases	D8_MLB	02/06/2012
94	VREG GPU CORE PHASE 4	D8_MLB	04/18/2012
95	GPU VDDQ AND 1V05 GPU/PCH/TBT VREGS	D8_MLB	03/19/2012
96	D8 RULE DEFINITIONS	D8_KOSECOFF	03/19/2012
97	DDR3 Constraints	D8_KOSECOFF	03/13/2012
98	CPU PCIe Constraints	D8_AARON	03/23/2012
99	CPU MISC/DMI/FDI/XDP Constraints	D8_ROSITA	02/10/2012
100	SATA/FDI/XDP Constraints	D8_MARK	02/10/2012
101	PCH and BR Constraints	D8_MARK	06/22/2012
102	USB/Camera Constraints	D8_KOSECOFF	04/23/2012
103	SMBus/Sensor Constraints	D8_MARK	02/10/2012
104	VReg Constraints	D8_MARK	02/10/2012
105	CPU VReg Constraints	D8_MARK	02/10/2012
106	Platform VReg Constraints	D8_MARK	03/13/2012
107	TBT/DP Constraints	D8_AARON	03/13/2012
108	GDDR5/GPU Constraints	D8_AARON	12/19/2011
109	BLC Constraints	D8_MLB	02/10/2012
110	GPU VREG CONSTRAINTS	D8_MARK	07/02/2012
111	ETHERNET/SD CONSTRAINTS	D8_FIYIN	04/23/2012
112	AUTO-CONSTRAINTS 1	D8_MARK	04/23/2012
113	AUTO-CONSTRAINTS 2	D8_MARK	04/23/2012
114	AUTO-CONSTRAINTS 3	D8_MARK	04/23/2012
115	AUTO-CONSTRAINTS 4	D8_MARK	04/23/2012
116	AUTO-CONSTRAINTS 5	D8_MARK	04/23/2012
117	AUTO-CONSTRAINTS 6	D8_MARK	


DRAWING  
TITLE=K22  
ABBREV=DRAWING  
LAST\_MODIFIED=Mon Aug 27 13:24:34 2012


DRAWING TITLE		
SCH,D8,MLB		
 Apple Inc.	DRAWING NUMBER	051-9504
	REVISION	7.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED.	BRANCH	prefsb
	PAGE	1 OF 143
	SHEET	1 OF 117




DB\_MLB

01/05/2012


PAGE TITLE		
System Block Diagram		
 Apple Inc.	DRAWING NUMBER	051-9504
	REVISION	7.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	prefsb
	PAGE	2 OF 143
	SHEET	2 OF 117




SYNC MASTER=D8 MARK		SYNC DATE=04/23/2012	
PAGE TITLE			
Power Block Diagram			
 Apple Inc.		DRAWING NUMBER	051-9504
		SIZE	D
		REVISION	7.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	prefsb
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	3 OF 143
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	3 OF 117
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




## LED GND ISOLATION SWITCH




## S5 LED




## S4 (SLEEP) LED




## MEM 1V5\_S3 LED




## SLP\_S3 LED




## GPU VCORE LED




## GPU FBVDD LED




## PCH/GPU 1V05 LED




## CPU 1V05\_S0 LED




## CPU AXG LED




## CPU VCORE LED




## ALL\_SYS\_PWRGD LED




## GPU\_GOOD LED



## VIDEO\_ON LED




## BLC\_EN LED




PAGE TITLE		PAGE TITLE	
DEB		DEB	
Apple Inc.		DRAWING NUMBER	051-9504
NOTICE OF PROPRIETARY PROPERTY:		REVISION	7.0.0
THE INFORMATION CONTAINED HEREIN IS THE		BRANCH	prefsb
PROPRIETARY PROPERTY OF APPLE INC.		PAGE	5 OF 143
THE POSSESSOR AGREES TO THE FOLLOWING:		SHEET	5 OF 117
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			









SYNC MASTER=D8 MLB		SYNC DATE=03/25/2012	
PAGE TITLE			
Holes/PD parts			
 Apple Inc.		DRAWING NUMBER	051-9504
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	7.0.0
		BRANCH	prefsb
		PAGE	7 OF 143
		SHEET	7 OF 117


8	7	6	5	4	3	2	1		
CPU Reserved		PCH PCIE		PCH Unused Display		PCH SATA		PCH Test Points	
10 TP_CPU_RSVD<16..1> == NC_CPU_RSVD<16..1> MAKE_BASE=TRUE NO_TEST=TRUE		10 TP_PCIE1_D2RN == NC_PCIE1_D2RN MAKE_BASE=TRUE NO_TEST=TRUE		10 TP_CRT_IG_RED == NC_CRT_IG_RED MAKE_BASE=TRUE NO_TEST=TRUE		10 TP_SATA_C_R2D_CN == NC_SATA_C_R2D_CN MAKE_BASE=TRUE NO_TEST=TRUE		21 TP_PCH_TP1 == NC_PCH_TP1 MAKE_BASE=TRUE NO_TEST=TRUE	
10 TP_CPU_RSVD<46..19> == NC_CPU_RSVD<46..19> MAKE_BASE=TRUE NO_TEST=TRUE		10 TP_PCIE1_D2RP == NC_PCIE1_D2RP MAKE_BASE=TRUE NO_TEST=TRUE		10 TP_CRT_IG_GREEN == NC_CRT_IG_GREEN MAKE_BASE=TRUE NO_TEST=TRUE		10 TP_SATA_C_R2D_CP == NC_SATA_C_R2D_CP MAKE_BASE=TRUE NO_TEST=TRUE		21 TP_PCH_TP2 == NC_PCH_TP2 MAKE_BASE=TRUE NO_TEST=TRUE	
10 CPU_CFG<15..12> == TP_CPU_CFG<15..12> MAKE_BASE=TRUE		10 TP_PCIE1_R2D_CN == NC_PCIE1_R2D_CN MAKE_BASE=TRUE NO_TEST=TRUE		10 TP_CRT_IG_BLUE == NC_CRT_IG_BLUE MAKE_BASE=TRUE NO_TEST=TRUE		10 TP_SATA_C_D2RN == NC_SATA_C_D2RN MAKE_BASE=TRUE NO_TEST=TRUE		21 TP_PCH_TP3 == NC_PCH_TP3 MAKE_BASE=TRUE NO_TEST=TRUE	
CPU Memory		10 TP_PCIE1_R2D_CP == NC_PCIE1_R2D_CP MAKE_BASE=TRUE NO_TEST=TRUE		10 TP_CRT_IG_HSYNC == NC_CRT_IG_HSYNC MAKE_BASE=TRUE NO_TEST=TRUE		10 TP_SATA_C_D2RP == NC_SATA_C_D2RP MAKE_BASE=TRUE NO_TEST=TRUE		21 TP_PCH_TP4 == NC_PCH_TP4 MAKE_BASE=TRUE NO_TEST=TRUE	
12 TP_MEM_A_DQ_CB<7..0> == NC_MEM_A_DQ_CB<7..0> MAKE_BASE=TRUE NO_TEST=TRUE		10 TP_PCIE2_D2RN == NC_PCIE2_D2RN MAKE_BASE=TRUE NO_TEST=TRUE		10 TP_CRT_IG_VSYNC == NC_CRT_IG_VSYNC MAKE_BASE=TRUE NO_TEST=TRUE		10 TP_SATA_D_R2D_CN == NC_SATA_D_R2D_CN MAKE_BASE=TRUE NO_TEST=TRUE		21 TP_PCH_TP5 == NC_PCH_TP5 MAKE_BASE=TRUE NO_TEST=TRUE	
12 TP_MEM_A_DQS_N<8> == NC_MEM_A_DQS_N<8> MAKE_BASE=TRUE NO_TEST=TRUE		10 TP_PCIE2_D2RP == NC_PCIE2_D2RP MAKE_BASE=TRUE NO_TEST=TRUE		10 TP_CRT_IG_DDC_CLK == NC_CRT_IG_DDC_CLK MAKE_BASE=TRUE NO_TEST=TRUE		10 TP_SATA_D_R2D_CP == NC_SATA_D_R2D_CP MAKE_BASE=TRUE NO_TEST=TRUE		21 TP_PCH_TP6 == NC_PCH_TP6 MAKE_BASE=TRUE NO_TEST=TRUE	
12 TP_MEM_A_DQS_P<8> == NC_MEM_A_DQS_P<8> MAKE_BASE=TRUE NO_TEST=TRUE		10 TP_PCIE2_R2D_CN == NC_PCIE2_R2D_CN MAKE_BASE=TRUE NO_TEST=TRUE		10 TP_CRT_IG_DDC_DATA == NC_CRT_IG_DDC_DATA MAKE_BASE=TRUE NO_TEST=TRUE		10 TP_SATA_D_D2RN == NC_SATA_D_D2RN MAKE_BASE=TRUE NO_TEST=TRUE		21 TP_PCH_TP7 == NC_PCH_TP7 MAKE_BASE=TRUE NO_TEST=TRUE	
12 TP_MEM_B_DQ_CB<7..0> == NC_MEM_B_DQ_CB<7..0> MAKE_BASE=TRUE NO_TEST=TRUE		10 TP_PCIE2_R2D_CP == NC_PCIE2_R2D_CP MAKE_BASE=TRUE NO_TEST=TRUE		10 DP_IG_B_MLN<3..0> == NC_DP_IG_B_MLN<3..0> MAKE_BASE=TRUE NO_TEST=TRUE		10 TP_SATA_D_D2RP == NC_SATA_D_D2RP MAKE_BASE=TRUE NO_TEST=TRUE		21 TP_PCH_TP8 == NC_PCH_TP8 MAKE_BASE=TRUE NO_TEST=TRUE	
12 TP_MEM_B_DQS_N<8> == NC_MEM_B_DQS_N<8> MAKE_BASE=TRUE NO_TEST=TRUE		10 DMI_MIDBUS_CLK100M_N == NC_DMI_MIDBUS_CLK100M_N MAKE_BASE=TRUE NO_TEST=TRUE		10 DP_IG_B_MLP<3..0> == NC_DP_IG_B_MLP<3..0> MAKE_BASE=TRUE NO_TEST=TRUE		10 TP_SATA_E_R2D_CN == NC_SATA_E_R2D_CN MAKE_BASE=TRUE NO_TEST=TRUE		21 TP_PCH_TP9 == NC_PCH_TP9 MAKE_BASE=TRUE NO_TEST=TRUE	
12 TP_MEM_B_DQS_P<8> == NC_MEM_B_DQS_P<8> MAKE_BASE=TRUE NO_TEST=TRUE		10 DMI_MIDBUS_CLK100M_P == NC_DMI_MIDBUS_CLK100M_P MAKE_BASE=TRUE NO_TEST=TRUE		10 DP_IG_B_AUX_N == NC_DP_IG_B_AUX_N MAKE_BASE=TRUE NO_TEST=TRUE		10 TP_SATA_E_R2D_CP == NC_SATA_E_R2D_CP MAKE_BASE=TRUE NO_TEST=TRUE		21 TP_PCH_TP10 == NC_PCH_TP10 MAKE_BASE=TRUE NO_TEST=TRUE	
		10 TP_PCIE_CLK100M_P0N == NC_PCIE_CLK100M_P0N MAKE_BASE=TRUE NO_TEST=TRUE		10 DP_IG_B_AUX_P == NC_DP_IG_B_AUX_P MAKE_BASE=TRUE NO_TEST=TRUE		10 TP_SATA_F_R2D_CN == NC_SATA_F_R2D_CN MAKE_BASE=TRUE NO_TEST=TRUE		21 TP_PCH_TP11 == NC_PCH_TP11 MAKE_BASE=TRUE NO_TEST=TRUE	
		10 TP_PCIE_CLK100M_P0P == NC_PCIE_CLK100M_P0P MAKE_BASE=TRUE NO_TEST=TRUE		10 DP_IG_B_HPD == NC_DP_IG_B_HPD MAKE_BASE=TRUE NO_TEST=TRUE		10 TP_SATA_F_R2D_CP == NC_SATA_F_R2D_CP MAKE_BASE=TRUE NO_TEST=TRUE		21 TP_PCH_TP12 == NC_PCH_TP12 MAKE_BASE=TRUE NO_TEST=TRUE	
		10 TP_PCIE_CLK100M_P0N == NC_PCIE_CLK100M_P0N MAKE_BASE=TRUE NO_TEST=TRUE		10 DP_IG_B_DDC_CLK == NC_DP_IG_B_DDC_CLK MAKE_BASE=TRUE NO_TEST=TRUE		10 TP_SATA_F_D2RN == NC_SATA_F_D2RN MAKE_BASE=TRUE NO_TEST=TRUE		21 TP_PCH_TP13 == NC_PCH_TP13 MAKE_BASE=TRUE NO_TEST=TRUE	
		10 TP_PCIE_CLK100M_P0P == NC_PCIE_CLK100M_P0P MAKE_BASE=TRUE NO_TEST=TRUE		10 DP_IG_B_DDC_DATA == NC_DP_IG_B_DDC_DATA MAKE_BASE=TRUE NO_TEST=TRUE		10 TP_SATA_F_D2RP == NC_SATA_F_D2RP MAKE_BASE=TRUE NO_TEST=TRUE		21 TP_PCH_TP14 == NC_PCH_TP14 MAKE_BASE=TRUE NO_TEST=TRUE	
		10 TP_PCIE_CLK100M_P0N == NC_PCIE_CLK100M_P0N MAKE_BASE=TRUE NO_TEST=TRUE		10 DP_IG_C_MLN<3..0> == NC_DP_IG_C_MLN<3..0> MAKE_BASE=TRUE NO_TEST=TRUE		10 TP_SATA_F_R2D_CN == NC_SATA_F_R2D_CN MAKE_BASE=TRUE NO_TEST=TRUE		21 TP_PCH_TP15 == NC_PCH_TP15 MAKE_BASE=TRUE NO_TEST=TRUE	
		10 TP_PCIE_CLK100M_P0P == NC_PCIE_CLK100M_P0P MAKE_BASE=TRUE NO_TEST=TRUE		10 DP_IG_C_MLP<3..0> == NC_DP_IG_C_MLP<3..0> MAKE_BASE=TRUE NO_TEST=TRUE		10 TP_SATA_F_R2D_CP == NC_SATA_F_R2D_CP MAKE_BASE=TRUE NO_TEST=TRUE		21 TP_PCH_TP16 == NC_PCH_TP16 MAKE_BASE=TRUE NO_TEST=TRUE	
		10 TP_PCIE_CLK100M_P0N == NC_PCIE_CLK100M_P0N MAKE_BASE=TRUE NO_TEST=TRUE		10 DP_IG_C_AUX_N == NC_DP_IG_C_AUX_N MAKE_BASE=TRUE NO_TEST=TRUE		10 TP_SATA_F_D2RN == NC_SATA_F_D2RN MAKE_BASE=TRUE NO_TEST=TRUE		21 TP_PCH_TP17 == NC_PCH_TP17 MAKE_BASE=TRUE NO_TEST=TRUE	
		10 TP_PCIE_CLK100M_P0P == NC_PCIE_CLK100M_P0P MAKE_BASE=TRUE NO_TEST=TRUE		10 DP_IG_C_AUX_P == NC_DP_IG_C_AUX_P MAKE_BASE=TRUE NO_TEST=TRUE		10 TP_SATA_F_D2RP == NC_SATA_F_D2RP MAKE_BASE=TRUE NO_TEST=TRUE		21 TP_PCH_TP18 == NC_PCH_TP18 MAKE_BASE=TRUE NO_TEST=TRUE	
		10 TP_PCIE_CLK100M_P0N == NC_PCIE_CLK100M_P0N MAKE_BASE=TRUE NO_TEST=TRUE		10 DP_IG_C_HPD == NC_DP_IG_C_HPD MAKE_BASE=TRUE NO_TEST=TRUE				21 TP_PCH_TP19 == NC_PCH_TP19 MAKE_BASE=TRUE NO_TEST=TRUE	
		10 TP_PCIE_CLK100M_P0P == NC_PCIE_CLK100M_P0P MAKE_BASE=TRUE NO_TEST=TRUE		10 DP_IG_C_CTRL_CLK == NC_DP_IG_C_CTRL_CLK MAKE_BASE=TRUE NO_TEST=TRUE				21 TP_PCH_TP20 == NC_PCH_TP20 MAKE_BASE=TRUE NO_TEST=TRUE	
		10 TP_PCIE_CLK100M_P0P == NC_PCIE_CLK100M_P0P MAKE_BASE=TRUE NO_TEST=TRUE		10 DP_IG_C_CTRL_DATA == NC_DP_IG_C_CTRL_DATA MAKE_BASE=TRUE NO_TEST=TRUE					
		10 TP_PE_TX_N<3..0> == NC_PE_TXN<3..0> MAKE_BASE=TRUE NO_TEST=TRUE		10 DP_IG_D_MLN<3..0> == NC_DP_IG_D_MLN<3..0> MAKE_BASE=TRUE NO_TEST=TRUE		PCH Reserved		PCH PCI	
		10 TP_PE_TX_P<3..0> == NC_PE_TPX<3..0> MAKE_BASE=TRUE NO_TEST=TRUE		10 DP_IG_D_MLP<3..0> == NC_DP_IG_D_MLP<3..0> MAKE_BASE=TRUE NO_TEST=TRUE		10 TP_PCH_RESERVE_0 == NC_PCH_RESERVE_0 MAKE_BASE=TRUE NO_TEST=TRUE		20 TP_PCI_AD<31..0> == NC_PCI_AD<31..0> MAKE_BASE=TRUE NO_TEST=TRUE	
		10 TP_PE_RX_N<3..0> == NC_PE_RXN<3..0> MAKE_BASE=TRUE NO_TEST=TRUE		10 DP_IG_D_AUXN == NC_DP_IG_D_AUXN MAKE_BASE=TRUE NO_TEST=TRUE		10 TP_PCH_RESERVE_1 == NC_PCH_RESERVE_1 MAKE_BASE=TRUE NO_TEST=TRUE		20 TP_PCI_C_BE_L<3..0> == NC_PCI_C_BE_L<3..0> MAKE_BASE=TRUE NO_TEST=TRUE	
		10 TP_PE_RX_P<3..0> == NC_PE_RPX<3..0> MAKE_BASE=TRUE NO_TEST=TRUE		10 DP_IG_D_AUXP == NC_DP_IG_D_AUXP MAKE_BASE=TRUE NO_TEST=TRUE		10 TP_PCH_RESERVE_2 == NC_PCH_RESERVE_2 MAKE_BASE=TRUE NO_TEST=TRUE		20 TP_PCI_PAR == NC_PCI_PAR MAKE_BASE=TRUE NO_TEST=TRUE	
				10 DP_IG_D_HPD == NC_DP_IG_D_HPD MAKE_BASE=TRUE NO_TEST=TRUE		10 TP_PCH_RESERVE_3 == NC_PCH_RESERVE_3 MAKE_BASE=TRUE NO_TEST=TRUE		20 TP_PCI_RESET_L == NC_PCI_RESET_L MAKE_BASE=TRUE NO_TEST=TRUE	
				10 DP_IG_D_CTRL_CLK == NC_DP_IG_D_CTRL_CLK MAKE_BASE=TRUE NO_TEST=TRUE		10 TP_PCH_RESERVE_4 == NC_PCH_RESERVE_4 MAKE_BASE=TRUE NO_TEST=TRUE		20 TP_PCH_PCI_GNT0_L == NC_PCH_PCI_GNT0_L MAKE_BASE=TRUE NO_TEST=TRUE	
				10 DP_IG_D_CTRL_DATA == NC_DP_IG_D_CTRL_DATA MAKE_BASE=TRUE NO_TEST=TRUE		10 TP_PCH_RESERVE_5 == NC_PCH_RESERVE_5 MAKE_BASE=TRUE NO_TEST=TRUE		10 TP_PCH_INIT3V3_L == NC_PCH_INIT3V3_L MAKE_BASE=TRUE NO_TEST=TRUE	
						10 TP_PCH_RESERVE_6 == NC_PCH_RESERVE_6 MAKE_BASE=TRUE NO_TEST=TRUE		10 TP_LPC_DREQ0_L == NC_LPC_DREQ0_L MAKE_BASE=TRUE NO_TEST=TRUE	
						10 TP_PCH_RESERVE_7 == NC_PCH_RESERVE_7 MAKE_BASE=TRUE NO_TEST=TRUE			
						10 TP_PCH_RESERVE_8 == NC_PCH_RESERVE_8 MAKE_BASE=TRUE NO_TEST=TRUE			
						10 TP_PCH_RESERVE_9 == NC_PCH_RESERVE_9 MAKE_BASE=TRUE NO_TEST=TRUE			
						10 TP_PCH_RESERVE_10 == NC_PCH_RESERVE_10 MAKE_BASE=TRUE NO_TEST=TRUE			
						10 TP_PCH_RESERVE_11 == NC_PCH_RESERVE_11 MAKE_BASE=TRUE NO_TEST=TRUE			
						10 TP_PCH_RESERVE_12 == NC_PCH_RESERVE_12 MAKE_BASE=TRUE NO_TEST=TRUE			
						10 TP_PCH_RESERVE_13 == NC_PCH_RESERVE_13 MAKE_BASE=TRUE NO_TEST=TRUE			
						10 TP_PCH_RESERVE_14 == NC_PCH_RESERVE_14 MAKE_BASE=TRUE NO_TEST=TRUE			
						10 TP_PCH_RESERVE_15 == NC_PCH_RESERVE_15 MAKE_BASE=TRUE NO_TEST=TRUE			
						10 TP_PCH_RESERVE_16 == NC_PCH_RESERVE_16 MAKE_BASE=TRUE NO_TEST=TRUE			
						10 TP_PCH_RESERVE_17 == NC_PCH_RESERVE_17 MAKE_BASE=TRUE NO_TEST=TRUE			
						10 TP_PCH_RESERVE_18 == NC_PCH_RESERVE_18 MAKE_BASE=TRUE NO_TEST=TRUE			
						10 TP_PCH_RESERVE_19 == NC_PCH_RESERVE_19 MAKE_BASE=TRUE NO_TEST=TRUE			
						10 TP_PCH_RESERVE_20 == NC_PCH_RESERVE_20 MAKE_BASE=TRUE NO_TEST=TRUE			
						10 TP_PCH_RESERVE_21 == NC_PCH_RESERVE_21 MAKE_BASE=TRUE NO_TEST=TRUE			
						10 TP_PCH_RESERVE_22 == NC_PCH_RESERVE_22 MAKE_BASE=TRUE NO_TEST=TRUE			
						10 TP_PCH_RESERVE_23 == NC_PCH_RESERVE_23 MAKE_BASE=TRUE NO_TEST=TRUE			
						10 TP_PCH_RESERVE_24 == NC_PCH_RESERVE_24 MAKE_BASE=TRUE NO_TEST=TRUE			
						10 TP_PCH_RESERVE_25 == NC_PCH_RESERVE_25 MAKE_BASE=TRUE NO_TEST=TRUE			
						10 TP_PCH_RESERVE_26 == NC_PCH_RESERVE_26 MAKE_BASE=TRUE NO_TEST=TRUE			
						10 TP_PCH_RESERVE_27 == NC_PCH_RESERVE_27 MAKE_BASE=TRUE NO_TEST=TRUE			
						10 TP_PCH_RESERVE_28 == NC_PCH_RESERVE_28 MAKE_BASE=TRUE NO_TEST=TRUE			






ALIASES (BLANK)

SYNC MASTER=K70 MLB		SYNC DATE=08/23/2011	
PAGE TITLE			
Signal Aliases			
 Apple Inc.		DRAWING NUMBER	051-9504
		REVISION	7.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	prefsb
		PAGE	9 OF 143
		SHEET	9 OF 117















SYNC MASTER=D7 MLB		SYNC DATE=03/15/2012	
PAGE TITLE			
CPU GROUNDS		DRAWING NUMBER	SIZE
Apple Inc.		051-9504	D
REVISION		7.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	prefsb
PAGE		14 OF 143	
SHEET		14 OF 117	




IVB PCIe Straps configuration:  
CFG[5:6] = Sel PCIe Cfg    CFG[3]=Direct/Rev for X4    CFG[2]= Direct/Rev for x16  
          11 = 1x16 (default)    1 = DIR    1 = DIR  
          10 = 2x8    0 = REV    0 = REV  
          00 = 1x8,2x4

SYNC MASTER=D8 MLB		SYNC DATE=03/29/2012	
PAGE TITLE		STRAPS,PULL UPS,PULL DOWNS FOR PCH AND CPU	
Apple Inc.		DRAWING NUMBER	051-9504
		REVISION	7.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	prefsb
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	15 OF 143
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	15 OF 117
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

## CPU VCORE DECOUPLING


14x 22UF,0805 INTEL RECOMMENDATION 18X 22UF 0805 (14 Inside cavity and 4 North of processor)

PLACEMENT\_NOTE (C1600-C1613): REPLACED WITH 603 PER RDAR://10700439



10x 10UF and 10x 1UF CAPACITORS


Place inside socket cavity



## CPU VCCIO DECOUPLING


8X 22UF 0805, 6X 10UF 0805 INTEL RECOMMENDATION 9X22UF 0805,16X 0805 placeholders

PLACEMENT\_NOTE (C1650-C1657):




## CPU VCCSA DECOUPLING

2x 10uF 0603. INTEL RECOMMENDATION 2X 10uF 0805





## Memory (CPU VCCDDR) DECOUPLING




## PLL (CPU VCCSFR) DECOUPLING

2x 47uF, 1x 22uF 0805, 1x 10uF 0603, 1x 4.7uF 0603, 1x 2.2uF 0402, 2x 1uF 0402. INTEL RECOMMENDATION 1x 10uF 0805





SYNC MASTER=D7 MLB		SYNC DATE=12/20/2011	
PAGE TITLE		CPU NON-GFX DECOUPLING	
 Apple Inc.		DRAWING NUMBER	051-9504
		REVISION	7.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	prefsb
		PAGE	16 OF 143
		SHEET	16 OF 117



SYNC MASTER=D8 KOSECOFF


SYNC DATE=01/26/2012


PAGE TITLE		
GFX DECOUPLING & PCH PWR ALIAS		
 Apple Inc.	DRAWING NUMBER	051-9504
	REVISION	7.0.0
	BRANCH	prefsb
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 17 OF 143
		SHEET 17 OF 117



























## System 25MHz Clock Generator




## RTC Power Sources




## PCH RTC Crystal




## Clock series termination




## Platform Reset Connections




## PCH 25MHZ CLOCK



## GPIO Isolation to prevent glitches on critical core well GPIOs



SYNC MASTER=D8 MLB		SYNC DATE=N/A	
PAGE TITLE			
CHIPSET SUPPORT			
 Apple Inc.		DRAWING NUMBER	051-9504
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	7.0.0
		BRANCH	prefsb
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	26 OF 143
		SHEET	26 OF 117
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



## MEM\_RESET\_L Generator


The circuits below handle MEMVTT power during S0->S3->S0 transitions, as well as isolating the CPU's SM\_DRAMRST# output from the SO-DIMMs when necessary.

ISOLATE\_CPU\_MEM\_L GPIO state during S3<->S0 transitions determines behaviour of signals.

WHEN HIGH: MEM\_RESET\_L NOT ISOLATED.

WHEN LOW: MEM\_RESET\_L IS ISOLATED.

MEM\_RESET\_L = !ISOLATE\_CPU\_MEM\_L + CPU\_MEM\_RESET\_L (Block CPU from driving MEM\_RESET\_L in S3)



## MEMVTT\_EN Generator

rdar://11117167


Enables MEMVTT when PCH drives CPU PWRGD.

CPU does not drive MEM\_CKE until VCCORE activated but CPU 1V5 (VDDQ) leaks into it.

Clamping MEMVTT will keep the MEM\_CKE low until CPU actively controls it.


MEMVTT Clamp actively holds MEMVTT rail low until MEMVTT is enabled.

MEMVTT\_EN = CPU\_PWRGD \* PM\_SLP\_S3\_L (VTT is enabled when PCH tells CPU to enable VCCORE)




## 1V5 S0 "PGOOD" for CPU

With optional delay from 1V5 S0 PGOOD



## MEMVTT Clamp

Ensures CKE signals are held low in S3 and in S0 before CPU PWRGD




Step	ISOLATE_CPU_MEM_L	PM_SLP_S3_L	CPU_PWRGD	CPU_MEM_RESET_L	MEM_RESET_L	MEMVTT_EN
S0	0	1	1	CPU_MEM_RESET_L	1	1
to	1	1	1	1	1	1
2	0	1	1	1	1	1
3	0	0	0	X	1	0
4	0	0	0	X	1	0
5	0	1	1	0 (*)	1	1
6	0	1	1	1	1	1
S0	7	1	1	CPU_MEM_RESET_L	1	1


(\*) CPU\_MEM\_RESET\_L asserts due to loss of PM\_MEM\_PWRGD, must wait for software to clear before deasserting ISOLATE\_CPU\_MEM\_L GPIO.

NOTE: On a S5->S0 transition, ISOLATE\_CPU\_MEM\_L will default low.

Rails will power-up as if from S3, but MEM\_RESET\_L now needs to be asserted in S0. Software must de-assert ISOLATE\_CPU\_MEM\_L and then generate a valid reset cycle on CPU\_MEM\_RESET\_L.

SYNC MASTER=D8 MARK		SYNC DATE=04/23/2012	
PAGE TITLE			
CPU Memory S3 Support			
 Apple Inc.		DRAWING NUMBER	051-9504
		SIZE	D
		REVISION	7.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	prefsb
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	28 OF 143
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	28 OF 117
IV ALL RIGHTS RESERVED			









# Page Notes

Power aliases required by this page:

- =PP1V5\_S0\_MEM\_B  
- =PPVDDQ\_S3\_MEM\_B  
- =PPDDRVTT\_S0\_MEM\_B  
- =PPSPD\_S0\_MEM\_B (2.5 - 3.3V)


Signal aliases required by this page:

- =I2C\_S0DIMM\_A\_SCL  
- =I2C\_S0DIMM\_A\_SDA


BOM options provided by this page:

(NONE)


P/N: 516S1030



## DDR3 DECOUPLING AND GND RETURN CAPS (SPACE EVENLY AT CONNECTOR)




=PP3V3\_S0\_MEM\_B\_SPD




MEM\_DIMM3\_SA<1>

MEM\_DIMM3\_SA<0>

=PP3V3\_S0\_MEM\_B\_SPD



=PPDDRVTT\_S0\_MEM\_B




SYNC MASTER=D8 KOSECOFF		SYNC DATE=03/19/2012	
PAGE TITLE		DDR3 SO-DIMM CONNECTOR B SLOT1	
DRAWING NUMBER		051-9504	SIZE D
REVISION		7.0.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY:		prefsb	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	32 OF 143
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	32 OF 117
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			













# AIRPORT BLUETOOTH




SUPERVISOR & CLKREG # ISOLATION  
DELAY = 130 MS +/- 20%




SYNC MASTER=D8 PIYIN		SYNC DATE=07/02/2012	
PAGE TYPE			
AIRPORT/BT			
		DRAWING NUMBER	
Apple Inc.		051-9504	
		SIZE	
		D	
		REVISION	
		7.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE		prefsb	
PROPERTY OF APPLE INC.			
THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		35 OF 143	
I NOT TO REPRODUCE OR COPY IT			
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
I ALL RIGHTS RESERVED		35 OF 117	





EDP current / power consumption figures from CR DG v0.57, IBL doc #472455.

SYNC MASTER=D7 MLB		SYNC DATE=03/15/2012	
PAGE TITLE			
Thunderbolt Host		(2 of 2)	
 Apple Inc.	DRAWING NUMBER		SHEET
	051-9504		D
	REVISION		
7.0.0			
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		prefsb	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		37 OF 143	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		37 OF 117	

## Page Notes

Power aliases required by this page:

- =PPVIN\_SW\_TBTBST (8-13V Boost Input)
- =PP15V\_TBT\_REG (15V Boost Output)
- =PP3V3\_TBT\_P3V3TBTFFET (3.3V FET Input)
- =PP3V3\_TBT\_FET (3.3V FET Output)
- =PP3V3\_S0\_TBTFWRCTL
- =PP1V05\_TBT\_P1V05TBTFFET (1.05V FET Input)
- =PP1V05\_TBT\_FET (1.05V FET Output)


Signal aliases required by this page:

- =TBT\_CLKREQ\_L
- =TBT\_RESET\_L


BOM options provided by this page:

TBTBST:Y - Stuffs 15V boost circuitry.


### Supervisor & CLKREQ# Isolation



### 3.3V TBT "LC" Switch




### 1.05V TBT "LC" Switch





### TBT "POC" Power-up Reset

Intel investigating whether RC is sufficient.





### 1.05V TBT "CIO" Switch





SYNC MASTER=D7 MLB		SYNC DATE=03/15/2012	
PAGE TITLE			
Thunderbolt Power Support			
 Apple Inc.		DRAWING NUMBER	051-9504
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	7.0.0
		BRANCH	prefsb
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	38 OF 143
		SHEET	38 OF 117
I II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			









## SD CARD 3.3V OVERCURRENT PROTECTION




## SDCONN DETECT DEBOUNCE. ENET RESET AND DETECT-CHANGED PCH GPIO PULSE GENERATION.




SYNC MASTER=D8 FIYIN		SYNC DATE=07/02/2012	
PAGE TITLE			
SD READER CONNECTOR			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-9504	D
		REVISION	
		7.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	prefsb
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY INFORMATION OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	41 OF 143
		SHEET	41 OF 117


# USB CAMERA CONTROLLER




## CAMERA/ALS/DMIC CONNECTOR



## SERIAL FLASH




## CRYSTAL




PAGE TITLE		SYNC DATE=03/23/2012	
Camera Controller		DRAWING NUMBER	
Apple Inc.		051-9504	
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		7.0.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		prefsb	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		PAGE	
IV ALL RIGHTS RESERVED		42 OF 143	
		SHEET	
		42 OF 117	


### Camera Processor Reset




### Camera Processor ExtBoot Cntl



### PP1V8\_S4\_CAMERA Vreg




### PP1V2\_S4\_CAMERA Vreg
















SYNC MASTER=DR ROSITA		SYNC DATE=03/23/2012	
PAGE TITLE			
EXTERNAL USB PORTS C & D			
 Apple Inc.		DRAWING NUMBER	051-9504
		REVISION	7.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	prefsb
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	47 OF 143
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	46 OF 117
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

















SYNC MASTER=D8 MLB		SYNC DATE=N/A	
PAGE TITLE			
SPI and Debug Connector			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-9504	D
		REVISION	
		7.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		BRANCH	
		prefs	
		PAGE	
		51	OF 143
		SHEET	
		49	OF 117



SYNC MASTER=D8 TAVYS		SYNC DATE=06/22/2012	
PAGE TITLE			
SMBus Connections			
 Apple Inc.		DRAWING NUMBER	051-9504
		SIZE	D
		REVISION	7.0.0
		BRANCH	prefsb
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	52 OF 143
		SHEET	50 OF 117




SYNC MASTER=D8 DOUG		SYNC DATE=06/20/2012	
PAGE TITLE		I and V Sense 1	
 Apple Inc.		DRAWING NUMBER	051-9504
		REVISION	7.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	prefsb
		PAGE	53 OF 143
		SHEET	51 OF 117




# Temperature Sensor T2 EMC1428: Near GPU VR

## SNS T2: TEMP SENSOR IC


### GPU Proximity




### Ambient




### BLC Proximity




### SO-DIMM Proximity 1




### SO-DIMM Proximity 2



### SO-DIMM Proximity 3



### SO-DIMM Proximity 4



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
37280186	37280185		ALL	Alternate Temp Diode

### GPU Prox (TG0p)

TSNS\_2\_1\_P  
TSNS\_2\_1\_N

### Ambient (TA0p)

TSNS\_2\_2\_P  
TSNS\_2\_2\_N

### SoDIMM Prox 1 (TM0p)

TSNS\_2\_4\_P  
TSNS\_2\_4\_N

### SoDIMM Prox 3 (TM2p)

TSNS\_2\_6\_P  
TSNS\_2\_6\_N

### SoDIMM Prox 4 (TM3p)

TSNS\_2\_7\_P  
TSNS\_2\_7\_N

### SoDIMM Prox 2 (TM1p)

TSNS\_2\_5\_P  
TSNS\_2\_5\_N

### BLC PROX (Tb0p)


TSNS\_2\_3\_P  
TSNS\_2\_3\_N

EMC1428-7: 6.8K PULL UP: I2C ADDRESS: WRITE: 0x92, READ: 0x93


# Temperature Sensor T1 EMC1414: Near PSU Conn

## Temperature Sensor T3: LCD Remote Sensor (Dev4Now)


### Skin



### CPU Proximity



### AC/DC



### Skin Temp (TS0p)

TSNS\_1\_1\_P  
TSNS\_1\_1\_N

### CPU Prox (TC0p)


TSNS\_1\_2\_P  
TSNS\_1\_2\_N

### AC/DC (Tp2p)

TSNS\_1\_3\_P  
TSNS\_1\_3\_N

Note: Internal sensor of the EMC 1414 will be used as MLB sensor. MLB Prox 1 (TM0p)



PLACEMENT\_NOTE=PLACE U5500 NEAR PSU CONNECTOR





SYNC MASTER=D8 DOUG		SYNC DATE=06/07/2012	
PAGE TITLE		Temperature Sensors	
Apple Inc.		DRAWING NUMBER	051-9504
		REVISION	7.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	prefsb
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	55 OF 143
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	53 OF 117
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			









PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
132S0080	1	CAP, 0.22UF, 402	C5904	DEVELOPMENT
116S0004	1	RES, 0, OHM, 402	C5904	PRODUCTION





SYNC MASTER=D8 MARK		SYNC DATE=04/23/2012	
PAGE TITLE			
I and V Sense 2			
		DRAWING NUMBER	SIZE
Apple Inc.		051-9504	D
		REVISION	
		7.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		BRANCH	
		prefsb	
		PAGE	
		59 OF 143	
		SHEET	
		55 OF 117	



SYNC MASTER=D8 DAVID

SYNC DATE=06/13/2012


AUDIO: CODEC/REGULATORS		DRAWING NUMBER	051-9504	SIZE	D
 Apple Inc.		REVISION	7.0.0		
		BRANCH	prefsb		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	61 OF 143		
		SHEET	56 OF 117		













B

A


D

(2)


3

A


IPHS HS Detect Debounce CKT




LI Insert Detect (DETECT A)




TBT/DP Audio Enable



SYNC MASTER=D8 DAVID		SYNC DATE=06/13/2012	
PAGE TITLE			
AUDIO: Detects/Grounding			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-9504		D
	REVISION		
		7.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE		prefsb	
PROPRIETARY PROPERTY OF APPLE INC.		PAGE	
THE POSSESSOR AGREES TO THE FOLLOWING:		67 OF 143	
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
II NOT TO REPRODUCE OR COPY IT		62 OF 117	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			









## Platform Power Good Derive SMC ALL\_SYS\_PWRGD


The end of the power sequence for S0 rails except CPU CORE.



## PGOOD COMPARATORS FOR PP12V\_S0



## PCH Power Goods



radar://11043352 Need AND Gate to deassert PM\_PCH\_PWROK to PCH when unexpected power loss happens

## Resume Reset

Intel Doc# 29517 Maho Bay PDG, Section 22.13  
Intel Doc# 29562 Panther Point EDS, Section 8.7 and 8.8

Note:

The iMac K70K72 designs does not support Deep Sx modes so both DPWROK and RSMRST# signals are shorted together

Requirements:


- Power on:
  - Asserted at least 10 ms after all suspend well power is valid
- Power off or loss of AC:
  - Transition to 0.8V or less before VccSUS3\_3 drops to 2.90 V
  - to allow PCH to switch suspend well to battery without excessive loading

Primary method:

The SMC guarantees proper assertion and de-assertion of RSMRST# for normal operation.

SMC de-asserts RSMRST# (PM\_DSW\_PWRGD) when S5\_PWRGD input is asserted and SMC\_S5\_PWRGD\_VIN input is above comparator input level of 1.5 V.


SMC asserts RSMRST# (PM\_DSW\_PWRGD) when SMC\_S5\_PWRGD\_VIN input drops from 1.8 V to 1.5 V (as implemented) when 12 V S5 rail drops to 10 V.



Secondary method:

The SMC guarantees proper assertion and de-assertion of RSMRST# for normal operation via PM\_DSW\_PWRGD.

RSMRST# is asserted when power good from regulator is de-asserted in the event AC is lost. Power good de-assertion should happen quickly enough to meet Intel spec.




SYNC MASTER=D8 MARK		SYNC DATE=04/23/2012	
PAGE TITLE		PM Power Good	
Apple Inc.		DRAWING NUMBER	051-9504
NOTICE OF PROPRIETARY PROPERTY:		REVISION	7.0.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	prefsb
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	70 OF 143
II NOT TO REPRODUCE OR COPY IT		SHEET	65 OF 117
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		IV ALL RIGHTS RESERVED	


## CPU Core S0 Regulator

Max avg current: 63 A (BUDGET)  
Max peak current: 110 A (BUDGET)  
OC trip point: ? A (nom)/? A (min)  
Switching freq: 290 kHz


Core compensation and feedback



Core voltage sense input




AXG voltage sense input




## CPU AXG S0 Regulator

Max avg current: 12.7 A (BUDGET)  
Max peak current: 30.0 A (BUDGET)  
OC trip point: ? A (nom)/? A (min)  
Switching freq: 290 kHz


AXG compensation and feedback




Core IMON output




Core temp measurement




AXG IMON output




AXG temp measurement




Pull-ups 1




=PP5V S0 REG CPUCORE




U7100  
ISL6364  
QFN




Straps 1




Straps 2




Power goods




VRHot to ProcHot




SYNC MASTER=D8 MLB		SYNC DATE=02/28/2012	
PAGE TITLE		VReg CPU Core/AXG Cntl	
Apple Inc.		DRAWING NUMBER	051-9504
NOTICE OF PROPRIETARY PROPERTY:		REVISION	7.0.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	prefsb
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	71 OF 143
II NOT TO REPRODUCE OR COPY IT		SHEET	66 OF 117
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=D8 MLB		SYNC DATE=02/28/2012	
PAGE TITLE		VReg CPU Core Phases	
Apple Inc.		DRAWING NUMBER	051-9504
		REVISION	7.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	prefsb
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	72 OF 143
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	67 OF 117
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




SYNC MASTER=D8 MLB		SYNC DATE=02/28/2012	
PAGE TITLE		DRAWING NUMBER	
VReg CPU AXG Phases		051-9504	
 Apple Inc.		SIZE	
		D	
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
		7.0.0	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		prefs	
II NOT TO REPRODUCE OR COPY IT		PAGE	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		73 OF 143	
IV ALL RIGHTS RESERVED		SHEET	
		68 OF 117	



```
Max avg current: 8.10 A (BUDGET)
Max peak current: 8.50 A (BUDGET)
OC trip point: ? A (min)/? A (max)
Switching freq: 500 kHz
```





Note:  
Regulator requires  
a minimum load to  
prevent noise in the  
audio frequencies

SYNC MASTER=DB KOSECOFF		SYNC DATE=02/25/2012	
PAGE TITLE			
VReg CPU 1.05V S0			
	Apple Inc.		DRAWING NUMBER 051-9504
			SIZE D
REVISION		7.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		prefsb  PAGE 74 OF 143  SHEET 69 OF 117	

# CPU VccSA (0.925V) S0 Regulator

Max avg current: 12.07 A (BUDGET)  
Max peak current: 30 A (BUDGET)  
OC trip point: ? A (min)/? A (max)  
Switching freq: 500 kHz




SYNC MASTER=D8 KOSECOFF		SYNC DATE=02/25/2012	
PAGE TITLE			
VReg CPU VccSA S0			
 Apple Inc.		DRAWING NUMBER	051-9504
		REVISION	7.0.0
		BRANCH	prefsb
		PAGE	75 OF 143
		SHEET	70 OF 117
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			


### 3.3V S5 Regulator

Max avg current: 6 A (design)/ 4.85 A (budget)  
Max peak current: ? A (design)/ 6.6 A (budget)  
OC trip point: ? A (nom)/? A (min)  
Switching freq: 350 kHz



### 5V S4 Regulator


Max avg current: 10 A (design)/ 6.08 A (budget)  
Max peak current: ? A (design)/ 6.9 A (budget)  
OC trip point: ? A (nom)/? A (min)  
Switching freq: 350 kHz




SYNC MASTER=D8 MLB		SYNC DATE=02/28/2012	
PAGE TITLE			
VReg 3.3V S5/5V S4		DRAWING NUMBER	
 Apple Inc.		051-9504	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	7.0.0
		BRANCH	prefsb
		PAGE	76 OF 143
		SHEET	71 OF 117

```
Max avg current: 9.0 A (BUDGET)
Max peak current: 11.3 A (BUDGET)
OC trip point: ? A (nom)/? A (min)
Switching freq: 400 kHz
```





SYNC MASTER=D8 KOSECOFF		SYNC DATE=02/25/2012	
PAGE TITLE			
VReg VDDQ and 1.8V S0			
 Apple Inc.		DRAWING NUMBER 051-9504	
		SIZE D	
		REVISION 7.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH prefsb	
		PAGE 77 OF 143	
		SHEET 72 OF 117	





SYNC MASTER=D8 MLB		SYNC DATE=04/11/2012	
PAGE TITLE		VREG 3.42V G3HOT	
		DRAWING NUMBER	051-9504
		REVISION	7.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	prefsb
		PAGE	78 OF 143
		SHEET	73 OF 117



















THESE POWER ALIASES ARE CRAETED TO MATCH D8 GK104


PU/PD IS BASED ON RECOMMENDATION FROM NV FOR NVIDIA GPU JTAG DEBUGGER




SYNC MASTER=D8 YAN		SYNC DATE=04/09/2012	
PAGE TITLE			
GPU SIGNAL & POWER ALIASES			
 Apple Inc.		DRAWING NUMBER	051-9504
		SIZE	D
		REVISION	7.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	prefsb
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	83 OF 143
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	78 OF 117
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			























### Dual-Port Host DDC Crossbar



SYNC MASTER=D7 MLB		SYNC DATE=03/15/2012	
PAGE TITLE			
TBT DDC Crossbar			
 Apple Inc.		DRAWING NUMBER	051-9504
		SIZE	D
		REVISION	7.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		BRANCH	prefsb
		PAGE	93 OF 143
		SHEET	85 OF 117

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---




D

C

BB

www.qdzbxw.com



8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

D



B




www.qdzpwx.com




## C


A






PAGE TITLE		PAGE NUMBER	
Backlight Controller MCU		051-9504	
Apple Inc.		7.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		prefsb	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		97 OF 143	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		89 OF 117	






SYNC MASTER=D8 MLB		SYNC DATE=04/23/2012	
PAGE TITLE			
Backlight Controller		DRAWING NUMBER	051-9504
 Apple Inc.		SIZE	D
		REVISION	7.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	prefsb
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	99 OF 143
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	91 OF 117
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			








PAGE TITLE		SYNC MASTER=D8 MLB		SYNC DATE=02/25/2012	
VReg GPU Core Phases		DRAWING NUMBER		051-9504	
Apple Inc.		REVISION		7.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		prefsb	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		115 OF 143	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		93 OF 117	
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					







D8 BOARD SPECIFIC PHYSICAL AND SPACING CONSTRAINTS

BOARD LAYERS	BOARD AREAS	BOARD UNITS (MIL or MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM	NO_TYPE, BGA, BGA_TBT	MM	16.2

General Physical Rule Definitions

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	0.1 MM	=50_OHM_SE	10 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	10 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
34_OHM_SE	*	Y	0.185 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
34_OHM_SE	ISL5, ISL8	Y	0.205 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
34_OHM_SE	TOP, BOTTOM	Y	0.220 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
39_OHM_SE	*	Y	0.150 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
39_OHM_SE	ISL5, ISL8	Y	0.165 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
39_OHM_SE	TOP, BOTTOM	Y	0.175 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
42_OHM_SE	*	Y	0.130 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
42_OHM_SE	ISL5, ISL8	Y	0.145 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
42_OHM_SE	TOP, BOTTOM	Y	0.155 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	*	Y	0.115 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
45_OHM_SE	ISL5, ISL8	Y	0.126 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
45_OHM_SE	TOP, BOTTOM	Y	0.135 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	*	Y	0.090 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
50_OHM_SE	ISL5, ISL8	Y	0.100 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
50_OHM_SE	TOP, BOTTOM	Y	0.105 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	*	Y	0.075 MM	0.075 MM	=STANDARD	=STANDARD	=STANDARD
55_OHM_SE	ISL5, ISL8	Y	0.080 MM	0.080 MM	=STANDARD	=STANDARD	=STANDARD
55_OHM_SE	TOP, BOTTOM	Y	0.085 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
68_OHM_DIFF	*	Y	0.171 MM	0.085 MM	=STANDARD	0.130 MM	0.1 MM
68_OHM_DIFF	TOP, BOTTOM	Y	0.185 MM	0.085 MM	=STANDARD	0.150 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	Y	0.136 MM	0.085 MM	=STANDARD	0.190 MM	0.1 MM
80_OHM_DIFF	TOP, BOTTOM	Y	0.141 MM	0.085 MM	=STANDARD	0.185 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	Y	0.121 MM	0.085 MM	=STANDARD	0.190 MM	0.1 MM
85_OHM_DIFF	TOP, BOTTOM	Y	0.125 MM	0.085 MM	=STANDARD	0.190 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	Y	0.109 MM	0.085 MM	=STANDARD	0.200 MM	0.1 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.111 MM	0.085 MM	=STANDARD	0.200 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	Y	0.086 MM	0.085 MM	=STANDARD	0.200 MM	0.1 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.090 MM	0.085 MM	=STANDARD	0.230 MM	0.1 MM

Compensation Physical Rule Definition

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
COMP_SE	*	Y	0.305 MM	0.105 MM	3 MM	=STANDARD	=STANDARD

NOTE: line width based on 12 mil recommendation  
NOTE: neck width based on 4 mil recommendation

General Spacing Definitions

Default

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?

Fixed and Dielectric

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1:1_SPACING	*	0.1 MM	?
1X_DIELECTRIC	TOP, BOTTOM	0.071 MM	?
1X_DIELECTRIC	ISL3, ISL10	0.101 MM	?
1X_DIELECTRIC	*	0.076 MM	?

Board Stack-up

FINISHED BOARD THICKNESS: 1.94 MM

-----	Top	Signal	0.5 oz (Cu plated)
=====		Prepreg	0.071 MM
-----	2	Plane	1 oz
=====		Core	0.101 MM
-----	3	Signal	0.5 oz
=====		Prepreg	0.115 MM
-----	4	Plane	1 oz
=====		Core	0.076 MM
-----	5	Signal	0.5 oz
=====		Prepreg	0.380 MM
-----	6	Plane	1 oz
=====		Core	0.076 MM
-----	7	Plane	1 oz
=====		Prepreg	0.380 MM
-----	8	Signal	0.5 oz
=====		Core	0.076 MM
-----	9	Plane	1 oz
=====		Prepreg	0.115 MM
-----	10	Signal	0.5 oz
=====		Core	0.101 MM
-----	11	Plane	1 oz
=====		Prepreg	0.071 MM
-----	Btm	Signal	0.5 oz (Cu plated)

BGA

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
BGA_P1MM	*	=STANDARD	?

Power and Common

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_ISO	*	=STANDARD	8000
GND_P2MM	*	=2:1_SPACING	1000
PWR_P2MM	*	=2:1_SPACING	1100


GENERIC

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GENERIC_ISO	*	=1:1_SPACING	?
PM_ISO	*	=1:1_SPACING	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PM	*	*	PM_ISO
PM	GND	*	DEFAULT

BGA Area Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P1MM

SYNC MASTER=D8 KOSECOFF		SYNC DATE=03/19/2012	
PAGE TITLE		D8 RULE DEFINITIONS	
 Apple Inc.		DRAWING NUMBER	051-9504
		REVISION	7.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	prefsb
		PAGE	120 OF 143
		SHEET	96 OF 117

DDR3

DDR3-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DDR_34S	*	=34_OHM_SE	=34_OHM_SE	=34_OHM_SE	=34_OHM_SE	=STANDARD	=STANDARD
DDR_34S	BOTTOM	=34_OHM_SE	=34_OHM_SE	=34_OHM_SE	2.0 MM	=STANDARD	=STANDARD
DDR_39S	*	=39_OHM_SE	=39_OHM_SE	=39_OHM_SE	=39_OHM_SE	=STANDARD	=STANDARD
DDR_42S	*	=42_OHM_SE	=42_OHM_SE	=42_OHM_SE	=42_OHM_SE	=STANDARD	=STANDARD
DDR_42S	BOTTOM	=42_OHM_SE	=55_OHM_SE	=55_OHM_SE	2.0 MM	=STANDARD	=STANDARD
DDR_42S	ISL5, ISL8	=42_OHM_SE	=55_OHM_SE	=55_OHM_SE	2.0 MM	=STANDARD	=STANDARD
DDR_42S_D	*	=42_OHM_SE	=42_OHM_SE	=42_OHM_SE	=42_OHM_SE	0.1016 MM	0.1016 MM
DDR_42S_D	BOTTOM	=42_OHM_SE	=55_OHM_SE	=55_OHM_SE	2.0 MM	0.1016 MM	0.1016 MM
DDR_42S_D	ISL5, ISL8	=42_OHM_SE	=55_OHM_SE	=55_OHM_SE	2.0 MM	0.1016 MM	0.1016 MM
DDR_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
DDR_68D	*	=68_OHM_DIFF	=68_OHM_DIFF	=68_OHM_DIFF	=68_OHM_DIFF	=68_OHM_DIFF	=68_OHM_DIFF

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
POWER_DDR_P4MM	*	Y	0.400 MM	0.100 MM	3.0 MM	=STANDARD	=STANDARD

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
POWER_DDR_PHY	*	POWER_DDR_P4MM
DDR_CLK_PHY	*	DDR_68D
DDR_CTRL_PHY	*	DDR_39S
DDR_CMD_PHY	*	DDR_34S
DDR_DQ_PHY	*	DDR_42S
DDR_DQS_PHY	*	DDR_42S_D

DDR3-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DDR_CLK_ISO	TOP,BOTTOM	=5.5X_DIELECTRIC	?
DDR_CLK_ISO	ISL3, ISL10	=4.9X_DIELECTRIC	?
DDR_CLK_ISO	*	=6.5X_DIELECTRIC	?
DDR_CTRL_ISO	TOP,BOTTOM	=4.5X_DIELECTRIC	?
DDR_CTRL_ISO	ISL3, ISL10	=4.0X_DIELECTRIC	?
DDR_CTRL_ISO	*	=5.3X_DIELECTRIC	?
DDR_CTRL2CTRL	TOP,BOTTOM	=3.0X_DIELECTRIC	?
DDR_CTRL2CTRL	ISL3, ISL10	=2.6X_DIELECTRIC	?
DDR_CTRL2CTRL	*	=3.5X_DIELECTRIC	?
DDR_CMD_ISO	TOP,BOTTOM	=4.5X_DIELECTRIC	?
DDR_CMD_ISO	ISL3, ISL10	=4.0X_DIELECTRIC	?
DDR_CMD_ISO	*	=5.3X_DIELECTRIC	?
DDR_CMD2CMD	TOP,BOTTOM	=2.3X_DIELECTRIC	?
DDR_CMD2CMD	ISL3, ISL10	=2.0X_DIELECTRIC	?
DDR_CMD2CMD	*	=2.7X_DIELECTRIC	?
DDR_DATA_ISO	TOP,BOTTOM	=4.5X_DIELECTRIC	?
DDR_DATA_ISO	ISL3, ISL10	=4.0X_DIELECTRIC	?
DDR_DATA_ISO	*	=5.3X_DIELECTRIC	?
DDR_DQ2DQ	TOP,BOTTOM	=3.2X_DIELECTRIC	900
DDR_DQ2DQ	ISL3, ISL10	=2.8X_DIELECTRIC	900
DDR_DQ2DQ	*	=3.8X_DIELECTRIC	900
DDR_DQ2DQS	TOP,BOTTOM	=3.7X_DIELECTRIC	?
DDR_DQ2DQS	ISL3, ISL10	=3.3X_DIELECTRIC	?
DDR_DQ2DQS	*	=4.4X_DIELECTRIC	?
DDR_BL2BL	TOP,BOTTOM	=4.5X_DIELECTRIC	?
DDR_BL2BL	ISL3, ISL10	=4.0X_DIELECTRIC	?
DDR_BL2BL	*	=5.3X_DIELECTRIC	?
DDR_CH2CH	TOP,BOTTOM	=9.1X_DIELECTRIC	?
DDR_CH2CH	ISL3, ISL10	=8.2X_DIELECTRIC	?
DDR_CH2CH	*	=10.9X_DIELECTRIC	?
CMD2DATA_ISO	TOP,BOTTOM	=7X_DIELECTRIC	?
CMD2DATA_ISO	ISL3, ISL10	=5X_DIELECTRIC	?
CMD2DATA_ISO	*	=5X_DIELECTRIC	?

DDR3 Power-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
POWER_DDR_ISO	*	=4.3X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
POWER_DDR	*	*	POWER_DDR_ISO

Constraints

Clocks: CK[3:0], CK#[3:0]

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DDR_CLK	*	*	DDR_CLK_ISO

Control: CS#[3:0], CKE[3:0], ODT[3:0]

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DDR_CTRL	*	*	DDR_CTRL_ISO
DDR_CTRL	DDR_CTRL	*	DDR_CTRL2CTRL

Command: MA[15:0], RAS#, CAS#, WE# BS[2:0]

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DDR_CMD	*	*	DDR_CMD_ISO
DDR_CMD	DDR_CMD	*	DDR_CMD2CMD
DDR_CMD	DDR_A_DQ_BYTE*	*	CMD2DATA_ISO
DDR_CMD	DDR_A_DQS*	*	CMD2DATA_ISO
DDR_CMD	DDR_B_DQ_BYTE*	*	CMD2DATA_ISO
DDR_CMD	DDR_B_DQS*	*	CMD2DATA_ISO

Data: DQS[7:0], DQS#[7:0], DQ[63:0]

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DDR_A_DQ_BYTE*	*	*	DDR_DATA_ISO
DDR_A_DQS*	*	*	DDR_DATA_ISO
DDR_B_DQ_BYTE*	*	*	DDR_DATA_ISO
DDR_B_DQS*	*	*	DDR_DATA_ISO
DDR * DQ_BYTE*	=SAME	*	DDR_DQ2DQ
DDR_A_DQ_BYTE*	DDR_A_DQS*	*	DDR_DQ2DQS
DDR_A_DQ_BYTE*	DDR_A_DQ_BYTE*	*	DDR_BL2BL
DDR_B_DQ_BYTE*	DDR_B_DQS*	*	DDR_DQ2DQS
DDR_B_DQ_BYTE*	DDR_B_DQ_BYTE*	*	DDR_BL2BL
DDR_A_*	DDR_B_*	*	DDR_CH2CH

Note (1):

Deliberately set DQ to DQS spacing to 3:1 to avoid adding complexity to constraints, even though it can be less. Only one rule per channel is needed by trading off a little space.

Note (2):


Intel suggests 25 mil (0.65 mm) spacing for via to channel, and via to pad to two different channels. DDR3 draws about 20 mA per trace with edge rates in the 100s of ps. The main coupling mechanism is capacitive. A 0.65 mm spacing is used for power nets, which draw far more current (inductive coupling however). These rules are far too conservative. To meet these rules, the spacing must be applied to the net.

Note (3):

In order for the constraints DDR\_\*DQ\_BYTE\* to =SAME to win out over DDR\_{A,B}\_DQ\_BYTE\* to DDR\_{A,B}\_DQ\_BYTE\* so that the small intra-bytelane spacing is used, the spacing rule DDR\_DQ2DQ must have a weight greater than DDR\_BL2BL.

DDR3

Electrical Constraint Set		Physical	Spacing		
Channel A					
117V0	DDR_A_CLK0	DDR_CLK_PHY	DDR_CLK	MEM A CLK P<1..0>	12 29
117V0	DDR_A_CLK0	DDR_CLK_PHY	DDR_CLK	MEM A CLK N<1..0>	12 29
117V0	DDR_A_CLK1	DDR_CLK_PHY	DDR_CLK	MEM A CLK P<3..2>	12 30
117V0	DDR_A_CLK1	DDR_CLK_PHY	DDR_CLK	MEM A CLK N<3..2>	12 30
118V0	DDR_A_CTRL0	DDR_CTRL_PHY	DDR_CTRL	MEM A CKE<1..0>	12 29
118V0	DDR_A_CTRL0	DDR_CTRL_PHY	DDR_CTRL	MEM A CS L<1..0>	12 29
118V0	DDR_A_CTRL0	DDR_CTRL_PHY	DDR_CTRL	MEM A ODT<1..0>	12 29
118V0	DDR_A_CTRL1	DDR_CTRL_PHY	DDR_CTRL	MEM A CKE<3..2>	12 30
118V0	DDR_A_CTRL1	DDR_CTRL_PHY	DDR_CTRL	MEM A CS L<3..2>	12 30
118V0	DDR_A_CTRL1	DDR_CTRL_PHY	DDR_CTRL	MEM A ODT<3..2>	12 30
118V0	DDR_A_CMD	DDR_CMD_PHY	DDR_CMD	MEM A A<15..0>	12 29 30
118V0	DDR_A_CMD	DDR_CMD_PHY	DDR_CMD	MEM A BA<2..0>	12 29 30
118V0	DDR_A_CMD	DDR_CMD_PHY	DDR_CMD	MEM A RAS L	12 29 30
118V0	DDR_A_CMD	DDR_CMD_PHY	DDR_CMD	MEM A CAS L	12 29 30
118V0	DDR_A_CMD	DDR_CMD_PHY	DDR_CMD	MEM A WE L	12 29 30
118V0	DDR_A_DQ_BVTF0	DDR_DQ_PHY	DDR_A_DQ_BVTF0	MEM A DQ<7..0>	12 33
118V0	DDR_A_DQ_BVTF1	DDR_DQ_PHY	DDR_A_DQ_BVTF1	MEM A DQ<15..8>	12 33
118V0	DDR_A_DQ_BVTF2	DDR_DQ_PHY	DDR_A_DQ_BVTF2	MEM A DQ<23..16>	12 33
118V0	DDR_A_DQ_BVTF3	DDR_DQ_PHY	DDR_A_DQ_BVTF3	MEM A DQ<31..24>	12 33
118V0	DDR_A_DQ_BVTF4	DDR_DQ_PHY	DDR_A_DQ_BVTF4	MEM A DQ<39..32>	12 33
118V0	DDR_A_DQ_BVTF5	DDR_DQ_PHY	DDR_A_DQ_BVTF5	MEM A DQ<47..40>	12 33
118V0	DDR_A_DQ_BVTF6	DDR_DQ_PHY	DDR_A_DQ_BVTF6	MEM A DQ<55..48>	12 33
118V0	DDR_A_DQ_BVTF7	DDR_DQ_PHY	DDR_A_DQ_BVTF7	MEM A DQ<63..56>	12 33
118V0	DDR_A_DQS0	DDR_DQS_PHY	DDR_A_DQS0	MEM A DQS P<0>	12 33
118V0	DDR_A_DQS0	DDR_DQS_PHY	DDR_A_DQS0	MEM A DQS N<0>	12 33
118V0	DDR_A_DQS1	DDR_DQS_PHY	DDR_A_DQS1	MEM A DQS P<1>	12 33
118V0	DDR_A_DQS1	DDR_DQS_PHY	DDR_A_DQS1	MEM A DQS N<1>	12 33
118V0	DDR_A_DQS2	DDR_DQS_PHY	DDR_A_DQS2	MEM A DQS P<2>	12 33
118V0	DDR_A_DQS2	DDR_DQS_PHY	DDR_A_DQS2	MEM A DQS N<2>	12 33
118V0	DDR_A_DQS3	DDR_DQS_PHY	DDR_A_DQS3	MEM A DQS P<3>	12 33
118V0	DDR_A_DQS3	DDR_DQS_PHY	DDR_A_DQS3	MEM A DQS N<3>	12 33
118V0	DDR_A_DQS4	DDR_DQS_PHY	DDR_A_DQS4	MEM A DQS P<4>	12 33
118V0	DDR_A_DQS4	DDR_DQS_PHY	DDR_A_DQS4	MEM A DQS N<4>	12 33
118V0	DDR_A_DQS5	DDR_DQS_PHY	DDR_A_DQS5	MEM A DQS P<5>	12 33
118V0	DDR_A_DQS5	DDR_DQS_PHY	DDR_A_DQS5	MEM A DQS N<5>	12 33
118V0	DDR_A_DQS6	DDR_DQS_PHY	DDR_A_DQS6	MEM A DQS P<6>	12 33
118V0	DDR_A_DQS6	DDR_DQS_PHY	DDR_A_DQS6	MEM A DQS N<6>	12 33
118V0	DDR_A_DQS7	DDR_DQS_PHY	DDR_A_DQS7	MEM A DQS P<7>	12 33
118V0	DDR_A_DQS7	DDR_DQS_PHY	DDR_A_DQS7	MEM A DQS N<7>	12 33
Channel B					
117V0	DDR_B_CLK0	DDR_CLK_PHY	DDR_CLK	MEM B CLK P<1..0>	12 31
117V0	DDR_B_CLK0	DDR_CLK_PHY	DDR_CLK	MEM B CLK N<1..0>	12 31
117V0	DDR_B_CLK1	DDR_CLK_PHY	DDR_CLK	MEM B CLK P<3..2>	12 32
117V0	DDR_B_CLK1	DDR_CLK_PHY	DDR_CLK	MEM B CLK N<3..2>	12 32
118V0	DDR_B_CTRL0	DDR_CTRL_PHY	DDR_CTRL	MEM B CKE<1..0>	12 31
118V0	DDR_B_CTRL0	DDR_CTRL_PHY	DDR_CTRL	MEM B CS L<1..0>	12 31
118V0	DDR_B_CTRL0	DDR_CTRL_PHY	DDR_CTRL	MEM B ODT<1..0>	12 31
118V0	DDR_B_CTRL1	DDR_CTRL_PHY	DDR_CTRL	MEM B CKE<3..2>	12 32
118V0	DDR_B_CTRL1	DDR_CTRL_PHY	DDR_CTRL	MEM B CS L<3..2>	12 32
118V0	DDR_B_CTRL1	DDR_CTRL_PHY	DDR_CTRL	MEM B ODT<3..2>	12 32
118V0	DDR_B_CMD	DDR_CMD_PHY	DDR_CMD	MEM B A<15..0>	12 31 32
118V0	DDR_B_CMD	DDR_CMD_PHY	DDR_CMD	MEM B BA<2..0>	12 31 32
118V0	DDR_B_CMD	DDR_CMD_PHY	DDR_CMD	MEM B RAS L	12 31 32
118V0	DDR_B_CMD	DDR_CMD_PHY	DDR_CMD	MEM B CAS L	12 31 32
118V0	DDR_B_CMD	DDR_CMD_PHY	DDR_CMD	MEM B WE L	12 31 32
118V0	DDR_B_DQ_BVTF0	DDR_DQ_PHY	DDR_B_DQ_BVTF0	MEM B DQ<7..0>	12 33
118V0	DDR_B_DQ_BVTF1	DDR_DQ_PHY	DDR_B_DQ_BVTF1	MEM B DQ<15..8>	12 33
118V0	DDR_B_DQ_BVTF2	DDR_DQ_PHY	DDR_B_DQ_BVTF2	MEM B DQ<23..16>	12 33
118V0	DDR_B_DQ_BVTF3	DDR_DQ_PHY	DDR_B_DQ_BVTF3	MEM B DQ<31..24>	12 33
118V0	DDR_B_DQ_BVTF4	DDR_DQ_PHY	DDR_B_DQ_BVTF4	MEM B DQ<39..32>	12 33
118V0	DDR_B_DQ_BVTF5	DDR_DQ_PHY	DDR_B_DQ_BVTF5	MEM B DQ<47..40>	12 33
118V0	DDR_B_DQ_BVTF6	DDR_DQ_PHY	DDR_B_DQ_BVTF6	MEM B DQ<55..48>	12 33
118V0	DDR_B_DQ_BVTF7	DDR_DQ_PHY	DDR_B_DQ_BVTF7	MEM B DQ<63..56>	12 33
118V0	DDR_B_DQS0	DDR_DQS_PHY	DDR_B_DQS0	MEM B DQS P<0>	12 33
118V0	DDR_B_DQS0	DDR_DQS_PHY	DDR_B_DQS0	MEM B DQS N<0>	12 33
118V0	DDR_B_DQS1	DDR_DQS_PHY	DDR_B_DQS1	MEM B DQS P<1>	12 33
118V0	DDR_B_DQS1	DDR_DQS_PHY	DDR_B_DQS1	MEM B DQS N<1>	12 33
118V0	DDR_B_DQS2	DDR_DQS_PHY	DDR_B_DQS2	MEM B DQS P<2>	12 33
118V0	DDR_B_DQS2	DDR_DQS_PHY	DDR_B_DQS2	MEM B DQS N<2>	12 33
118V0	DDR_B_DQS3	DDR_DQS_PHY	DDR_B_DQS3	MEM B DQS P<3>	12 33
118V0	DDR_B_DQS3	DDR_DQS_PHY	DDR_B_DQS3	MEM B DQS N<3>	12 33
118V0	DDR_B_DQS4	DDR_DQS_PHY	DDR_B_DQS4	MEM B DQS P<4>	12 33
118V0	DDR_B_DQS4	DDR_DQS_PHY	DDR_B_DQS4	MEM B DQS N<4>	12 33
118V0	DDR_B_DQS5	DDR_DQS_PHY	DDR_B_DQS5	MEM B DQS P<5>	12 33
118V0	DDR_B_DQS5	DDR_DQS_PHY	DDR_B_DQS5	MEM B DQS N<5>	12 33
118V0	DDR_B_DQS6	DDR_DQS_PHY	DDR_B_DQS6	MEM B DQS P<6>	12 33
118V0	DDR_B_DQS6	DDR_DQS_PHY	DDR_B_DQS6	MEM B DQS N<6>	12 33
118V0	DDR_B_DQS7	DDR_DQS_PHY	DDR_B_DQS7	MEM B DQS P<7>	12 33
118V0	DDR_B_DQS7	DDR_DQS_PHY	DDR_B_DQS7	MEM B DQS N<7>	12 33
Reset					
118V0		DDR_S0S	CPU	MEM RESET L	28 29 30 31 32

SYNC MASTER=D8 KOSECOFF		SYNC DATE=03/19/2012	
PAGE TITLE			
DDR3 Constraints			
 Apple Inc.		DRAWING NUMBER	051-9504
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	7.0.0
		BRANCH	prefsb
		PAGE	121 OF 143
		SHEET	97 OF 117



## PCI EXPRESS

## PCIe-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
PCIE_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF
PCIE_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

## Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
PCIE_PHY	*	PCIE_80D
CLK_PCIE_PHY	*	PCIE_90D
COMP_PCIE_PHY	*	COMP_SE

## PCIe-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE_ISO	TOP,BOTTOM	=5X_DIELECTRIC	?
PCIE_ISO	*	=4X_DIELECTRIC	?
CLK_PCIE_ISO	*	=5:1_SPACING	?
COMP_PCIE_ISO	*	=4:1_SPACING	?

## Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE	*	*	PCIE_ISO
CLK_PCIE	*	*	CLK_PCIE_ISO
COMP_PCIE	*	*	COMP_PCIE_ISO

## PCIe (PCH)

Electrical Constraint Set	Physical	Spacing
xl AirPort		
<del>E599</del> PCIE_GEN2_R2D_CONN_AP	PCIE_PHY	PCIE
<del>E600</del> PCIE_GEN2_R2D_CONN_AP	PCIE_PHY	PCIE
<del>E601</del>	PCIE_PHY	PCIE
<del>E602</del>	PCIE_PHY	PCIE
<del>E603</del> PCIE_GEN2_D2R_CONN_AP	PCIE_PHY	PCIE
<del>E604</del> PCIE_GEN2_D2R_CONN_AP	PCIE_PHY	PCIE
<del>E605</del> PCIE_REF_CLK_CONN	CLK_PCIE_PHY	CLK_PCIE
<del>E606</del> PCIE_REF_CLK_CONN	CLK_PCIE_PHY	CLK_PCIE
xl Caesar IV		
<del>E610</del> PCIE_GEN2_R2D	PCIE_PHY	PCIE
<del>E609</del> PCIE_GEN2_R2D	PCIE_PHY	PCIE
<del>E618</del>	PCIE_PHY	PCIE
<del>E619</del>	PCIE_PHY	PCIE
<del>E616</del> PCIE_GEN2_D2R	PCIE_PHY	PCIE
<del>E617</del> PCIE_GEN2_D2R	PCIE_PHY	PCIE
<del>E615</del>	PCIE_PHY	PCIE
<del>E614</del>	PCIE_PHY	PCIE
<del>E613</del>	PCIE_PHY	PCIE
<del>E612</del>	PCIE_PHY	PCIE
<del>E611</del> PCIE_REF_CLK	CLK_PCIE_PHY	CLK_PCIE
<del>E610</del> PCIE_REF_CLK	CLK_PCIE_PHY	CLK_PCIE

## PCIE (PCH - TBT)


Electrical Constraint Set		Physical	Spacing	
x4 Thunderbolt				
<b>ES17</b>	PCIE_GEN2_R2D_P1NV	PCIE_PHY	PCIE	PCIE TBT R2D P<2..0> <small>no testpattern</small> 36
<b>ES17</b>	PCIE_GEN2_R2D_P1NV	PCIE_PHY	PCIE	PCIE TBT R2D N<2..0> <small>no testpattern</small> 36
<b>ES20</b>	PCIE_GEN2_R2D	PCIE_PHY	PCIE	PCIE TBT R2D P<3> <small>no testpattern</small> 36
<b>ES19</b>	PCIE_GEN2_R2D	PCIE_PHY	PCIE	PCIE TBT R2D N<3> <small>no testpattern</small> 36
<b>ES20</b>		PCIE_PHY	PCIE	PCIE TBT R2D C P<3..0> <small>no testpattern</small> 18 36
<b>ES20</b>		PCIE_PHY	PCIE	PCIE TBT R2D C N<3..0> <small>no testpattern</small> 18 36
<b>ES30</b>		PCIE_PHY	PCIE	PCIE TBT D2R P<3..0> <small>no testpattern</small> 18 36
<b>ES30</b>		PCIE_PHY	PCIE	PCIE TBT D2R N<3..0> <small>no testpattern</small> 18 36
<b>ES30</b>	PCIE_GEN2_D2R_P1NV	PCIE_PHY	PCIE	PCIE TBT D2R C P<1..0> <small>no testpattern</small> 36
<b>ES30</b>	PCIE_GEN2_D2R_P1NV	PCIE_PHY	PCIE	PCIE TBT D2R C N<1..0> <small>no testpattern</small> 36
<b>ES30</b>	PCIE_GEN2_D2R	PCIE_PHY	PCIE	PCIE TBT D2R C P<2> <small>no testpattern</small> 36
<b>ES21</b>	PCIE_GEN2_D2R	PCIE_PHY	PCIE	PCIE TBT D2R C N<2> <small>no testpattern</small> 36
<b>ES21</b>	PCIE_GEN2_D2R_P1NV	PCIE_PHY	PCIE	PCIE TBT D2R C P<3> <small>no testpattern</small> 36
<b>ES21</b>	PCIE_GEN2_D2R_P1NV	PCIE_PHY	PCIE	PCIE TBT D2R C N<3> <small>no testpattern</small> 36
<b>ES30</b>	PCIE_REF_CLK	CLK_PCIE_PHY	CLK_PCIE	PCIE CLK100M TBT P
<b>ES30</b>	PCIE_REF_CLK	CLK_PCIE_PHY	CLK_PCIE	PCIE CLK100M TBT N

## PCIe (CPU)

[illegible]

## PCIe (CPU)

[illegible]

SYNC MASTER=D6 AARON		SYNC DATE=03/13/2012	
PAGE TITLE			
CPU PCIe Constraints			
 Apple Inc.		DRAWING NUMBER	051-9504
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE III NOT TO REPRODUCE OR COPY IT IIII NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	7.0.0
		BRANCH	prefsb
		PAGE	122 OF 143
		SHEET	98 OF 117





SATA

SATA-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
SATA_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
SATA_PHY	*	SATA_90D
COMP_SATA_PHY	*	SATA_50S

SATA-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA_ISO	*	=7.2X_DIELECTRIC	?
COMP_SATA_ISO	*	=5.4X_DIELECTRIC	?

Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SATA	*	*	SATA_ISO
COMP_SATA	*	*	COMP_SATA_ISO

SATA Min Spacing Rules (mils) (Maho Bay PDG, Intel Doc# 473718)

Section	Imp	Design	Iso	Design	Comments
15.2.1	90	95	20	23.62	SATA Gen2, SATA Gen3

SATA Compensation Rules (mils)

Table	Imp	Design	Iso	Design	Comments
15-3	50	50	15	15.75	SATA Gen2, SATA Gen3

SATA

Electrical Constraint Set	Physical	Spacing		
PCH SATA Port 0 (HDD)				
E20> SATA_R2D	SATA_PHY	SATA	SATA HDD R2D P	44
E92> SATA_R2D	SATA_PHY	SATA	SATA HDD R2D N	44
E8>	SATA_PHY	SATA	SATA HDD R2D C P	18 44
E8>	SATA_PHY	SATA	SATA HDD R2D C N	18 44
E4> SATA_D2R	SATA_PHY	SATA	SATA HDD D2R P	18 44
E5> SATA_D2R	SATA_PHY	SATA	SATA HDD D2R N	18 44
E91>	SATA_PHY	SATA	SATA HDD D2R C P	44
E91>	SATA_PHY	SATA	SATA HDD D2R C N	44
PCH SATA Port 1 (SSD)				
E97> SATA_R2D_MUX_SSD	SATA_PHY	SATA	SATA SSD R2D P	18 44
E92> SATA_R2D_MUX_SSD	SATA_PHY	SATA	SATA SSD R2D N	18 44
E80> SATA_D2R_MUX_SSD	SATA_PHY	SATA	SATA SSD D2R P	18 44
E80> SATA_D2R_MUX_SSD	SATA_PHY	SATA	SATA SSD D2R N	18 44
PCH SATA Compensation				
E100>	COMP_SATA_PHY	COMP_SATA	PCH_SATA1COMP	18
E100>	COMP_SATA_PHY	COMP_SATA	PCH_SATA3COMP	18
E100>	COMP_SATA_PHY	COMP_SATA	PCH_SATA3RBIAS	18

Unused


Electrical Constraint Set	Physical	Spacing
---------------------------	----------	---------

SYNC MASTER=D8 MARK

SYNC DATE=02/10/2012

PAGE TITLE

SATA/FDI/XDP Constraints



Apple Inc.

DRAWING NUMBER

051-9504

REVISION

7.0.0

BRANCH

prefsb

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

PAGE

124 OF 143

SHEET

100 OF 117

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

## PCH

### PCH-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CLK_PCH_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

### PCH-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCH_ISO	*	=6.5X_DIELECTRIC	?	CLK_PCH	*	*	CLK_PCH_ISO
COMP_PCH_ISO	*	=2:1_SPACING	?	COMP_PCH	*	*	COMP_PCH_ISO
PCH_ISO	*	=3:1_SPACING	?	PCH	*	*	PCH_ISO

## PCI

### PCI-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CLK_PCI_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

### PCI-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCI_ISO	*	=3.6X_DIELECTRIC	?	CLK_PCI	*	*	CLK_PCI_ISO

## LPC

### LPC-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

### LPC-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
LPC_ISO	*	=1.5:1_SPACING	?	LPC	*	*	LPC_ISO
CLK_LPC_ISO	*	=3.6X_DIELECTRIC	?	CLK_LPC	*	*	CLK_LPC_ISO

## HDA

### HDA-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

### HDA-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
HDA_ISO	*	=2X_DIELECTRIC	?	HDA	*	*	HDA_ISO

## Crystal

### Crystal-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_XTAL	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

### Crystal-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
XTAL_ISO	*	=4X_DIELECTRIC	?	XTAL	*	*	XTAL_ISO

## SPI

### SPI-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

### SPI-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SPI_ISO	*	=2X_DIELECTRIC	?	SPI	*	*	SPI_ISO

## PCI

Electrical Constraint Set	Physical	Spacing		
PCI Clock				
H397	CLK_PCI_50S	CLK_PCI	PCH_CLK33M_PCIIN	18 26
H398	CLK_PCI_50S	CLK_PCI	PCH_CLK33M_PCIOUT	20 26

## LPC

Electrical Constraint Set	Physical	Spacing		
LPC				
H397	LPC_50S	LPC	LPC_AD<3..0>	18 47
H398	LPC_50S	LPC	LPC_R_AD<3..0>	18
H399	LPC_50S	LPC	LPC_FRAME_L	18 47
H400	LPC_50S	LPC	LFRAME_L	18
LPC Clocks				
H397	CLK_LPC_50S	CLK_LPC	LPC_CLK33M LPCPLUS	26 49
H398	CLK_LPC_50S	CLK_LPC	LPC_CLK33M LPCPLUS_R	20 26
H399	CLK_LPC_50S	CLK_LPC	LPC_CLK33M SMC	26 47
H400	CLK_LPC_50S	CLK_LPC	LPC_CLK33M SMC_R	20 26

## PCH Clocks

Electrical Constraint Set	Physical	Spacing		
PCH Reference Clock				
H397	CLK_PCH_50S	CLK_PCH	SYSCLK_CLK25M_SB	26
H398	CLK_PCH_50S	CLK_PCH	PCH_CLK25M_XTALIN	18 26
PCH Ref Clock Comp				
H397	PCH_50S	COMP_PCH	PCH_XCLK_RCOMP	18
PCH RTC 32K				
H397	CLK_XTAL	XTAL	PCH_CLK32K_RTCX1	18 26
H398	CLK_XTAL	XTAL	PCH_CLK32K_RTCX2	18 26
H399	CLK_XTAL	XTAL	PCH_CLK32K_RTCX2_R	26
SMC 32K				
H397	CLK_PCH_50S	CLK_PCH	PM_CLK32K_SUSCLK_R	19 48
H398	CLK_PCH_50S	CLK_PCH	SMC_CLK32K	47 48

## 25 MHz Reference Clocks


Electrical Constraint Set	Physical	Spacing		
25M Reference Crystal				
H397	CLK_XTAL	XTAL	SYSCLK_CLK25M_X1	26
H398	CLK_XTAL	XTAL	SYSCLK_CLK25M_X2	26
H399	CLK_XTAL	XTAL	SYSCLK_CLK25M_X2_R	26
25M Reference Clocks				
H397	CLK_PCH_50S	CLK_PCH	SYSCLK_CLK25M_ENET	26 39
H398	CLK_PCH_50S	CLK_PCH	SYSCLK_CLK25M_ENET_R	26
H399	CLK_PCH_50S	CLK_PCH	SYSCLK_CLK25M_TBT	26 36
H399	CLK_PCH_50S	CLK_PCH	SYSCLK_CLK25M_TBT_R	36

## HDA

Electrical Constraint Set	Physical	Spacing		
HDA				
H395	HDA_50S	HDA	HDA_BIT_CLK	18 56
H396	HDA_50S	HDA	HDA_BIT_CLK_R	18
H397	HDA_50S	HDA	HDA_RST_L	18 56
H398	HDA_50S	HDA	HDA_RST_R_L	18
H399	HDA_50S	HDA	HDA_SDOUT	18 56
H400	HDA_50S	HDA	HDA_SDOUT_R	15 18
H401	HDA_50S	HDA	HDA_SYNC	15 18
H402	HDA_50S	HDA	HDA_SYNC_R	18
H403	HDA_50S	HDA	HDA_SPIN0	18 56
H404	HDA_50S	HDA	AUD_SDI_R	56
H405	HDA_50S	HDA	SPI_DESCRIPTOR_OVERRIDE_R	15
SPDIF				
H390		HDA	AUD_SPDIF_CHIP	56
H391		HDA	AUD_SPDIF_OUT	56 60

## SPI Bootrom

Electrical Constraint Set	Physical	Spacing		
SPI ROM				
H397	SPI_50S	SPI	SPI CLK R	18 49
H397	SPI_50S	SPI	SPI CLK	49
H397	SPI_50S	SPI	SPI ALT CLK	49
H400	SPI_50S	SPI	SPI SMC CLK	47 48
H400	SPI_50S	SPI	SPI MLB CLK	48 49
H397	SPI_50S	SPI	SPI CS0 R L	18 49
H397	SPI_50S	SPI	SPI CS0 L	49
H397	SPI_50S	SPI	SPI ALT CS L	49
H400	SPI_50S	SPI	SPI SMC CS L	47 48
H397	SPI_50S	SPI	SPI MLB CS L	48 49
H397	SPI_50S	SPI	SPI MOSI R	18 49
H400	SPI_50S	SPI	SPI MOSI	49
H400	SPI_50S	SPI	SPI ALT MOSI	49
H410	SPI_50S	SPI	SPI SMC MOSI	47 48
H410	SPI_50S	SPI	SPI MLB MOSI	48 49
H400	SPI_50S	SPI	SPI MISO	18 49
H400	SPI_50S	SPI	SPI ALT MISO	49
H412	SPI_50S	SPI	SPI SMC MISO	47 48
H410	SPI_50S	SPI	SPI MLB MISO	48 49
H400	SPI_50S	SPI	SPIIOM USE MLB	21 49

SYNC MASTER=D8 MARK		SYNC DATE=02/10/2012	
PAGE TITLE			
PCH and BR Constraints			
 Apple Inc.		DRAWING NUMBER	051-9504
		REVISION	7.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	prefsb
		PAGE	125 OF 143
		SHEET	101 OF 117

USB

USB-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
USB_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
USB_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
USB_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
USB2_PHY	*	USB_90D
USB3_PHY	*	USB_85D
USB_HUB_PHY	*	USB_50S

USB Min Spacing Rules (mils) (Maho Bay PDG, Intel Doc# 473718)

Section	Imp	Design	Iso	Comments
12.2.1	90	90	12/2.8 mils = 4.29:1	USB 2.0
13.3.1	85	85	20/2.8 mils = 7.14:1	USB 3.0
			50/2.8 mils = 17.9:1	USB 2.0/3.0

SMSC Hub Application Note 15.17

Single-ended impedance range from 45-80 ohm is acceptable

USB 2.0 Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB2_ISO	*	=4.4X_DIELECTRIC	?
USB2_ISO	TOP,BOTTOM	=4.4X_DIELECTRIC	?
USB2_CLK_ISO	*	=18X_DIELECTRIC	?
USB2_CLK_ISO	TOP,BOTTOM	=18X_DIELECTRIC	?
USB_HUB_ISO	*	=2:1_SPACING	?

USB 3.0 Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB3_ISO	*	=7.3X_DIELECTRIC	?
USB3_ISO	TOP,BOTTOM	=7.3X_DIELECTRIC	?
USB3_CLK_ISO	*	=18X_DIELECTRIC	?
USB3_CLK_ISO	TOP,BOTTOM	=18X_DIELECTRIC	?
USB3_USB3_ISO	*	=7.3X_DIELECTRIC	?
USB3_USB3_ISO	TOP,BOTTOM	=7.3X_DIELECTRIC	?
USB3_USB3_ISO	ISL10	=5X_DIELECTRIC	?

USB 2.0 Spacing Rules

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
USB2	*	*	USB2_ISO
USB2	*CLK*	*	USB2_CLK_ISO
USB2	DISPLAYPORT	*	USB2_CLK_ISO
USB2	*TBT*	*	USB2_CLK_ISO
USB2	*ENET*	*	USB2_CLK_ISO
USB2	*SD*	*	USB2_CLK_ISO
USB3	PCIE	*	USB3_CLK_ISO
USB3	SATA	*	USB3_CLK_ISO
USB_HUB	*	*	USB_HUB_ISO

USB 3.0 Spacing Rules

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
USB3	*	*	USB3_ISO
USB3	*CLK*	*	USB3_CLK_ISO
USB3	DISPLAYPORT	*	USB3_CLK_ISO
USB3	*TBT*	*	USB3_CLK_ISO
USB3	*ENET*	*	USB3_CLK_ISO
USB3	*SD*	*	USB3_CLK_ISO
USB3	PCIE	*	USB3_CLK_ISO
USB3	SATA	*	USB3_CLK_ISO
USB3	USB3	*	USB3_USB3_ISO

CAMERA CONTROLLER

Camera Controller's SMIA Interface & MISC. Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMIA_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
CAM_SE	*	Y	0.2 MM	0.1 MM	=STANDARD	=STANDARD	=STANDARD

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
SMIA_DIFF_PHY	*	SMIA_100D
CAM_PHY	*	CAM_SE

Camera Controller's SMIA Interface & MISC. Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMIA_DIFF_ISO	*	=6:1_SPACING	?
SMIA_DIFF2DIFF	*	=3:1_SPACING	?
CAM_ISO	*	=2:1_SPACING	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SMIA_DIFF	*	*	SMIA_DIFF_ISO
SMIA_DIFF	SMIA_DIFF	*	SMIA_DIFF2DIFF
CAM	*	*	CAM_ISO

USB 3.0 and USB 2.0 Trixies Muxing

Electrical Constraint Set	Physical	Spacing
External Port A (J4600)		
H400 USB3_RX_CONN	USB3_PHY	USB3 USB3_EXTB_RX_P 45
H401 USB3_RX_CONN	USB3_PHY	USB3 USB3_EXTB_RX_N 45
H402	USB3_PHY	USB3 USB3_EXTB_RX_F_P 20 45
H403	USB3_PHY	USB3 USB3_EXTB_RX_F_N 20 45
H404 USB3_TX_CONN	USB3_PHY	USB3 USB3_EXTB_TX_P 20 45
H405 USB3_TX_CONN	USB3_PHY	USB3 USB3_EXTB_TX_N 20 45
H406	USB3_PHY	USB3 USB3_EXTB_TX_F_P 45
H407	USB3_PHY	USB3 USB3_EXTB_TX_F_N 45
H408	USB3_PHY	USB3 USB3_EXTB_TX_C_P 45
H409	USB3_PHY	USB3 USB3_EXTB_TX_C_N 45
H410 USB2_MIXED_MUX_CONN	USB2_PHY	USB_PCH_0_P 20 45
H411 USB2_MIXED_MUX_CONN	USB2_PHY	USB_PCH_0_N 20 45
H412	USB2_PHY	USB2 USB2_EXTB_MUXED_P 45
H413	USB2_PHY	USB2 USB2_EXTB_MUXED_N 45
H414	USB2_PHY	USB2 USB2_EXTB_MUXED_F_P 45
H415	USB2_PHY	USB2 USB2_EXTB_MUXED_F_N 45
External Port B (J4610)		
H420 USB3_RX_CONN	USB3_PHY	USB3 USB3_EXTB_RX_P 45
H421 USB3_RX_CONN	USB3_PHY	USB3 USB3_EXTB_RX_N 45
H422	USB3_PHY	USB3 USB3_EXTB_RX_F_P 20 45
H423	USB3_PHY	USB3 USB3_EXTB_RX_F_N 20 45
H424 USB3_TX_CONN	USB3_PHY	USB3 USB3_EXTB_TX_P 20 45
H425 USB3_TX_CONN	USB3_PHY	USB3 USB3_EXTB_TX_N 20 45
H426	USB3_PHY	USB3 USB3_EXTB_TX_F_P 45
H427	USB3_PHY	USB3 USB3_EXTB_TX_F_N 45
H428	USB3_PHY	USB3 USB3_EXTB_TX_C_P 45
H429	USB3_PHY	USB3 USB3_EXTB_TX_C_N 45
H430 USB2_MIXED_MUX_CONN	USB2_PHY	USB_PCH_1_P 20 45
H431 USB2_MIXED_MUX_CONN	USB2_PHY	USB_PCH_1_N 20 45
H432	USB2_PHY	USB_PCH_9_P 20 45
H433	USB2_PHY	USB_PCH_9_N 20 45
H434	USB2_PHY	USB2 USB2_EXTB_MUXED_P 45
H435	USB2_PHY	USB2 USB2_EXTB_MUXED_N 45
H436	USB2_PHY	USB2 USB2_EXTB_MUXED_F_P 45
H437	USB2_PHY	USB2 USB2_EXTB_MUXED_F_N 45
External Port C (J4700)		
H440 USB3_RX_CONN	USB3_PHY	USB3 USB3_EXTB_RX_P 46
H441 USB3_RX_CONN	USB3_PHY	USB3 USB3_EXTB_RX_N 46
H442	USB3_PHY	USB3 USB3_EXTB_RX_F_P 20 46
H443	USB3_PHY	USB3 USB3_EXTB_RX_F_N 20 46
H444 USB3_TX_CONN	USB3_PHY	USB3 USB3_EXTB_TX_P 20 46
H445 USB3_TX_CONN	USB3_PHY	USB3 USB3_EXTB_TX_N 20 46
H446	USB3_PHY	USB3 USB3_EXTB_TX_F_P 46
H447	USB3_PHY	USB3 USB3_EXTB_TX_F_N 46
H448	USB3_PHY	USB3 USB3_EXTB_TX_C_P 46
H449	USB3_PHY	USB3 USB3_EXTB_TX_C_N 46
H450 USB2_CONN	USB2_PHY	USB_PCH_2_P 20 46
H451 USB2_CONN	USB2_PHY	USB_PCH_2_N 20 46
H452	USB2_PHY	USB2 USB2_EXTB_MUXED_P 46
H453	USB2_PHY	USB2 USB2_EXTB_MUXED_N 46
External Port D (J4710)		
H460 USB3_RX_CONN	USB3_PHY	USB3 USB3_EXTD_RX_P 46
H461 USB3_RX_CONN	USB3_PHY	USB3 USB3_EXTD_RX_N 46
H462	USB3_PHY	USB3 USB3_EXTD_RX_F_P 20 46
H463	USB3_PHY	USB3 USB3_EXTD_RX_F_N 20 46
H464 USB3_TX_CONN	USB3_PHY	USB3 USB3_EXTD_TX_P 20 46
H465 USB3_TX_CONN	USB3_PHY	USB3 USB3_EXTD_TX_N 20 46
H466	USB3_PHY	USB3 USB3_EXTD_TX_F_P 46
H467	USB3_PHY	USB3 USB3_EXTD_TX_F_N 46
H468	USB3_PHY	USB3 USB3_EXTD_TX_C_P 46
H469	USB3_PHY	USB3 USB3_EXTD_TX_C_N 46
H470 USB2_MIXED_MUX_CONN	USB2_PHY	USB_PCH_3_P 20 46
H471 USB2_MIXED_MUX_CONN	USB2_PHY	USB_PCH_3_N 20 46
H472	USB2_PHY	USB_PCH_10_P 20 46
H473	USB2_PHY	USB_PCH_10_N 20 46
H474	USB2_PHY	USB2 USB2_EXTD_MUXED_P 46
H475	USB2_PHY	USB2 USB2_EXTD_MUXED_N 46
H476	USB2_PHY	USB2 USB2_EXTD_MUXED_F_P 46
H477	USB2_PHY	USB2 USB2_EXTD_MUXED_F_N 46
Camera (U4200)		
H520 USB2_CONN_INT	USB2_PHY	USB2 USB CAMERA_P 42
H521 USB2_CONN_INT	USB2_PHY	USB2 USB CAMERA_N 42
PCH USB Compensation		
H530	PCH_50S	COMP_PCH PCH_USB_RBIA5 20


Electrical Constraint Set	Physical	Spacing	Voltage
Camera Controller Local Ground			
H520	GND_PHY	GND	0V CAM_AGND 42
H521	GND_PHY	GND	0V CAM_P1L_GND 42


USB Hub

Electrical Constraint Set	Physical	Spacing
USB 2.0 Hub		
H400 USB2_HUB_PCH	USB2_PHY	USB2 USB_PCH_7_P 20 27
H401 USB2_HUB_PCH	USB2_PHY	USB2 USB_PCH_7_N 20 27
H402	USB2_PHY	USB2 USB_BT_P 27 35
H403	USB2_PHY	USB2 USB_BT_N 27 35
H404	USB2_PHY	USB2 USB_BT_MUX_P 35
H405	USB2_PHY	USB2 USB_BT_MUX_N 35
H540	USB_HUB_PHY	USB_HUB USB_HUB_2P 27
H541	USB_HUB_PHY	USB_HUB USB_HUB_2N 27
USB 2.0 Hub Misc.		
H540	USB_HUB_PHY	USB_HUB USB_HUB_RESET_L 27
H541	USB_HUB_PHY	USB_HUB USB_HUB_VBUS_DET 27
H542	USB_HUB_PHY	USB_HUB USB_HUB_NON_REMO 27
H543	USB_HUB_PHY	USB_HUB USB_HUB_NON_REM1 27
H544	USB_HUB_PHY	USB_HUB USB_HUB_HS_IND 27
USB 2.0 Hub Compensation		
H540	PCH_50S	COMP_PCH USB_HUB_RBIA5 27
USB 2.0 Hub Crystal		
H540	CLK_XTAL	XTAL USB_HUB_XTAL1 27
H541	CLK_XTAL	XTAL USB_HUB_XTAL2 27
H542	CLK_XTAL	XTAL USB_HUB_XTAL2_R 27

Camera Controller

Electrical Constraint Set	Physical	Spacing
SMIA		
H500 SMIA_DATA	SMIA_DIFF_PHY	SMIA_DIFF SMIA_DATA_P 42
H501 SMIA_DATA	SMIA_DIFF_PHY	SMIA_DIFF SMIA_DATA_N 42
H502	SMIA_CLK	SMIA_DIFF SMIA_CLK_P 42
H503	SMIA_CLK	SMIA_DIFF SMIA_CLK_N 42
MISC		
H500	SPT_50S	SPT CAM_SF_CLK 42
H501	SPT_50S	SPT CAM_SF_CLK_R 42
H502	SPT_50S	SPT CAM_SF_DIN 42
H503	SPT_50S	SPT CAM_SF_DIN_R 42
H504	SPT_50S	SPT CAM_SF_CS_L 42
H505	SPT_50S	SPT CAM_SF_WP_L 42
H506	SPT_50S	SPT CAM_SF_DOUT 42
H507	SPT_50S	SPT CAM_SF_DOUT_R 42
H508	SPT_50S	SPT CAM_SF_HOLD_L 42
H509	CAM_PHY	CAM CAM_USB_VRES 42
H510	CAM_PHY	CAM CAM_MIP1_RESISTOR 42
H511		PW CAM_EXT_BOOT_L 43
H512		PW PCH_CAM_EXT_BOOT_R_L 21 43
H513		PW CAM_P1V2_RST_HOLDOFF 43
H514		PW CAM_P1V2_RST_HOLDOFF_L 43
I2C		
H520	SMB_PHY	SMB I2C_CAMSENSOR_SDA 42
H521	SMB_PHY	SMB I2C_CAMSENSOR_SCL 42
H522	SMB_PHY	SMB SMB_ALS_F_SDA 42
H523	SMB_PHY	SMB SMB_ALS_F_SCL 42
Camera Controller Crystal		
H520	CLK_XTAL	XTAL CAM_XTAL_IN 42
H521	CLK_XTAL	XTAL CAM_XTAL_OUT 42
H522	CLK_XTAL	XTAL CAM_XTAL_OUT_R 42

SYNC MASTER=D8 KOSECOFF		SYNC DATE=06/22/2012	
PAGE TITLE			
USB/Camera Constraints			
 Apple Inc.		DRAWING NUMBER	051-9504
		REVISION	7.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	prefsb
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	126 OF 143
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	102 OF 117
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			





DC-DC

Power-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
GND_F3MM	*	Y	0.300 MM	0.200 MM	3.0 MM	=STANDARD	=STANDARD
GND_P5MM	*	Y	0.500 MM	0.200 MM	3.0 MM	=STANDARD	=STANDARD
POWER_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
POWER_P3MM	*	Y	0.300 MM	0.200 MM	3.0 MM	=STANDARD	=STANDARD
POWER_P6MM	*	Y	0.600 MM	0.200 MM	3.0 MM	=STANDARD	=STANDARD
POWER_P5MM	*	Y	0.500 MM	0.200 MM	3.0 MM	=STANDARD	=STANDARD

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
VR_CTL_PHY	*	POWER_P5MM
VR_CTL_PHY	BGA	STANDARD
VR_VID_PHY	*	POWER_50S
POWER_PHY	*	POWER_P6MM
GND_PHY	*	GND_P5MM

Constraints  
Power and Common

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
POWER	*	*	POWER_ISO
GND	*	*	GND_ISO

Power-specific Spacing Definitions  
Power and Common

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
POWER_ISO	*	=STANDARD	?

DC-DC Baddies

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
SWNODE_ISO	*	=8:1_SPACING	1000
SWNODE_SW2SW	*	=1:1_SPACING	?
SWNODE_SW2PWR	*	=2:1_SPACING	?
SWNODE_SW2GND	*	=2:1_SPACING	?
SWNODE_LG2SW	*	=3:1_SPACING	?

DC-DC Control

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
VR_CTL_ISO	*	=3:1_SPACING	?
VR_VID_ISO	*	=4X_DIELECTRIC	?

DC-DC Baddies

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
VR_SWITCH	*	*	SWNODE_ISO
VR_SWITCH	*	BGA	BGA_P1MM
VR_SWITCH	VR_SWITCH	*	SWNODE_SW2SW
VR_SWITCH	POWER	*	SWNODE_SW2PWR
VR_SWITCH	GND	*	SWNODE_SW2GND
VR_LGATE	*	*	SWNODE_ISO
VR_LGATE	VR_SWITCH	*	SWNODE_LG2SW

DC-DC Control

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
VR_CTL	*	*	VR_CTL_ISO
VR_VID	*	*	VR_VID_ISO

CPU VccSA

Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST
Input Bus					
E24	POWER_PHY	POWER	5V		REG_VCC_U7500
E25	POWER_PHY	POWER	5V		REG_PVCC_U7500
Local Ground					
E16	GND_PHY	GND	0V		AGND_VCCSAS0
VCCIO					
E27	POWER_PHY	VR_SWITCH	12V	TRUE	REG_PHASE_VCCSAS0
E28	VR_CTL_PHY	VR_SWITCH	12V	TRUE	REG_BOOT_VCCSAS0
E29	VR_CTL_PHY	VR_SWITCH	12V	TRUE	REG_BOOT_VCCSAS0_RC
E30	VR_CTL_PHY	VR_SWITCH	12V	TRUE	REG_UGATE_VCCSAS0
E31	VR_CTL_PHY	VR_SWITCH	12V	TRUE	REG_LGATE_VCCSAS0
E32	VR_CTL_PHY	VR_SWITCH	12V	TRUE	REG_SNUBBER_VCCSAS0
E33	VR_CTL_PHY	VR_CTL			REG_VCCSAS0_OCSET
E35	VR_CTL_PHY	VR_CTL			REG_VCCSAS0_VO
E34		SENSE			SNS_CPU_VCCSA
E37	VSNS_CPU_VCCSA	SNS_DIFF_PHY	SENSE		SNS_VCCSAS0_XW_P
E38	VSNS_CPU_VCCSA	SNS_DIFF_PHY	SENSE		SNS_VCCSAS0_XW_N
E39		SENSE			REG_VCCSAS0_FB
E40		SENSE			REG_VCCSAS0_RTN
E40	VR_CTL_PHY	VR_CTL			REG_VCCSAS0_SREF
E41	VR_CTL_PHY	VR_CTL			REG_VCCSAS0_FSEL
Output Bus					
E42	POWER_PHY	POWER	0.925V		PPVCCSA_S0

CPU VccIO PCH 1.05V S0

Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST
Input Bus					
E11	POWER_PHY	POWER	5V		REG_VCC_U7400
E12	POWER_PHY	POWER	5V		REG_PVCC_U7400
Local Ground					
E13	GND_PHY	GND	0V		AGND_CPU_P1V05S0
1.05V S0					
E15	POWER_PHY	VR_SWITCH	12V	TRUE	REG_CPU_PHASE_P1V05S0
E17	VR_CTL_PHY	VR_SWITCH	12V	TRUE	REG_CPU_BOOT_P1V05S0
E18	VR_CTL_PHY	VR_SWITCH	12V	TRUE	REG_CPU_BOOT_P1V05S0_RC
E19	VR_CTL_PHY	VR_SWITCH	12V	TRUE	REG_CPU_UGATE_P1V05S0
E20	VR_CTL_PHY	VR_SWITCH	12V	TRUE	REG_CPU_UGATE_P1V05S0_R
E21	VR_CTL_PHY	VR_LGATE	12V	TRUE	REG_CPU_LGATE_P1V05S0
E22	VR_CTL_PHY	VR_SWITCH	12V	TRUE	REG_CPU_SNUBBER_P1V05S0
E23	VR_CTL_PHY	VR_CTL			REG_CPU_P1V05S0_OCSET
E24	VR_CTL_PHY	VR_CTL			REG_CPU_P1V05S0_VO
E25	VSNS_CPU_VCCIO	SNS_DIFF_PHY	SENSE		SNS_CPU_VCCIO_P
E26	VSNS_CPU_VCCIO	SNS_DIFF_PHY	SENSE		SNS_CPU_VCCIO_N
E27		SNS_DIFF_PHY	SENSE		SNS_CPU_P1V05S0_XW_P
E28		SNS_DIFF_PHY	SENSE		SNS_CPU_P1V05S0_XW_N
E29		SENSE			REG_CPU_P1V05S0_FB
E30		SENSE			REG_CPU_P1V05S0_RTN
E31	VR_CTL_PHY	VR_CTL			REG_CPU_P1V05S0_SREF
E32	VR_CTL_PHY	VR_CTL			REG_CPU_P1V05S0_FSEL
Output Bus					
E22	POWER_PHY	POWER	1.05V		PP1V05_S0_CPU

PCH/GPU/TBT 1.05V S0

Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST
Input Bus					
E44	POWER_PHY	POWER	5V		REG_VCC_U8700
Local Ground					
E45	GND_PHY	GND	0V		P1V05_AGND
1.05V S0					
E47	POWER_PHY	VR_SWITCH	12V	TRUE	REG_PHASE_P1V05S0
E48	POWER_PHY	VR_SWITCH	12V	TRUE	REG_PHASE_P1V05S0_L
E49	VR_CTL_PHY	VR_SWITCH	12V	TRUE	REG_BOOT_P1V05S0
E50	VR_CTL_PHY	VR_SWITCH	12V	TRUE	REG_BOOT_P1V05S0_RC
E51	VR_CTL_PHY	VR_SWITCH	12V	TRUE	REG_UGATE_P1V05S0
E52	VR_CTL_PHY	VR_SWITCH	12V	TRUE	REG_UGATE_P1V05S0_R
E53	VR_CTL_PHY	VR_LGATE	12V	TRUE	REG_LGATE_P1V05S0
E54	VR_CTL_PHY	VR_SWITCH	12V	TRUE	REG_SNUBBER_P1V05S0
E55	VR_CTL_PHY	VR_CTL			REG_P1V05S0_OCSET
E56	VR_CTL_PHY	VR_CTL			REG_P1V05S0_VO
E57	POWER_PHY	VR_SWITCH	12V		REG_P1V05S0_VO_R
E58	POWER_PHY	VR_SWITCH	12V		P1V05_OCSET_R
E61		SENSE			REG_P1V05S0_FB
E62		SENSE			REG_P1V05S0_RTN
E63	VR_CTL_PHY	VR_CTL			REG_P1V05S0_SREF
E64	VR_CTL_PHY	VR_CTL			REG_P1V05S0_FSEL
Output Bus					
E65	POWER_PHY	POWER	1.05V		PP1V05_S0_PCH
E66	POWER_PHY	POWER	1.05V		PP1V05_S0
FET Switched					
E67	POWER_PHY	POWER	1.05V		PP1V05_TBTLIC
E68	POWER_PHY	POWER	1.05V		PP1V05_TBTCIO

8	7	6	5	4	3	2	1																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
CPU Core Phases				CPU AXG Phase and Core Controller																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																					
<table><tr><th>Electrical Constraint Set</th><th>Physical</th><th>Spacing</th><th>Voltage</th><th>DIDT</th><th>NO_TEST</th></tr><tr><td colspan="6">Input Bus</td></tr><tr><td>PP12V</td><td>POWER_PHY</td><td>POWER</td><td>12V</td><td></td><td>PP12V_S0_CPUCORE_FLT</td></tr><tr><td>REG_VCC_U7100</td><td>POWER_PHY</td><td>POWER</td><td>5V</td><td></td><td>REG_VCC_U7100</td></tr><tr><td colspan="6">Local Ground</td></tr><tr><td>AGND_CPU</td><td>GND_PHY</td><td>GND</td><td>0V</td><td></td><td>AGND_CPU</td></tr><tr><td colspan="6">Phase 1</td></tr><tr><td>REG_LVCC_U7210</td><td>POWER_PHY</td><td>POWER</td><td>12V</td><td></td><td>REG_LVCC_U7210</td></tr><tr><td>REG_PWM_CPUCORE_1</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_PWM_CPUCORE_1</td></tr><tr><td>REG_PWM_CPUCORE_1_R</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_PWM_CPUCORE_1_R</td></tr><tr><td>REG_PHASE_CPUCORE_1</td><td>POWER_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td>REG_PHASE_CPUCORE_1</td></tr><tr><td>REG_BOOT_CPUCORE_1</td><td>VR_CTL_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td>REG_BOOT_CPUCORE_1</td></tr><tr><td>REG_BOOT_CPUCORE_1_RC</td><td>VR_CTL_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td>REG_BOOT_CPUCORE_1_RC</td></tr><tr><td>REG_UGATE_CPUCORE_1</td><td>VR_CTL_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td>REG_UGATE_CPUCORE_1</td></tr><tr><td>REG_LGATE_CPUCORE_1</td><td>VR_CTL_PHY</td><td>VR_LGATE</td><td>12V</td><td>TRUE</td><td>REG_LGATE_CPUCORE_1</td></tr><tr><td>REG_SNUBBER_CPUCORE_1</td><td>VR_CTL_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td>REG_SNUBBER_CPUCORE_1</td></tr><tr><td>PPCPUCORE_S0_SENSE_1</td><td>POWER_PHY</td><td>POWER</td><td>1.1V</td><td></td><td>PPCPUCORE_S0_SENSE_1</td></tr><tr><td>REG_ISENCORE_1_P</td><td>ISNS_CPU_CORE</td><td>SNS_DIFF_PHY</td><td></td><td></td><td>REG_ISENCORE_1_P</td></tr><tr><td>REG_ISENCORE_1_N</td><td>ISNS_CPU_CORE</td><td>SNS_DIFF_PHY</td><td></td><td></td><td>REG_ISENCORE_1_N</td></tr><tr><td>REG_ISENCORE_1_NR</td><td>ISNS_CPU_CORE</td><td>SNS_DIFF_PHY</td><td></td><td></td><td>REG_ISENCORE_1_NR</td></tr><tr><td colspan="6">Phase 2</td></tr><tr><td>REG_LVCC_U7230</td><td>POWER_PHY</td><td>POWER</td><td>12V</td><td></td><td>REG_LVCC_U7230</td></tr><tr><td>REG_PWM_CPUCORE_2</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_PWM_CPUCORE_2</td></tr><tr><td>REG_PWM_CPUCORE_2_R</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_PWM_CPUCORE_2_R</td></tr><tr><td>REG_PHASE_CPUCORE_2</td><td>POWER_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td>REG_PHASE_CPUCORE_2</td></tr><tr><td>REG_BOOT_CPUCORE_2</td><td>VR_CTL_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td>REG_BOOT_CPUCORE_2</td></tr><tr><td>REG_BOOT_CPUCORE_2_RC</td><td>VR_CTL_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td>REG_BOOT_CPUCORE_2_RC</td></tr><tr><td>REG_UGATE_CPUCORE_2</td><td>VR_CTL_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td>REG_UGATE_CPUCORE_2</td></tr><tr><td>REG_LGATE_CPUCORE_2</td><td>VR_CTL_PHY</td><td>VR_LGATE</td><td>12V</td><td>TRUE</td><td>REG_LGATE_CPUCORE_2</td></tr><tr><td>REG_SNUBBER_CPUCORE_2</td><td>VR_CTL_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td>REG_SNUBBER_CPUCORE_2</td></tr><tr><td>PPCPUCORE_S0_SENSE_2</td><td>POWER_PHY</td><td>POWER</td><td>1.1V</td><td></td><td>PPCPUCORE_S0_SENSE_2</td></tr><tr><td>REG_ISENCORE_2_P</td><td>ISNS_CPU_CORE</td><td>SNS_DIFF_PHY</td><td></td><td></td><td>REG_ISENCORE_2_P</td></tr><tr><td>REG_ISENCORE_2_N</td><td>ISNS_CPU_CORE</td><td>SNS_DIFF_PHY</td><td></td><td></td><td>REG_ISENCORE_2_N</td></tr><tr><td>REG_ISENCORE_2_NR</td><td>ISNS_CPU_CORE</td><td>SNS_DIFF_PHY</td><td></td><td></td><td>REG_ISENCORE_2_NR</td></tr><tr><td colspan="6">Phase 3</td></tr><tr><td>REG_LVCC_U7250</td><td>POWER_PHY</td><td>POWER</td><td>12V</td><td></td><td>REG_LVCC_U7250</td></tr><tr><td>REG_PWM_CPUCORE_3</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_PWM_CPUCORE_3</td></tr><tr><td>REG_PWM_CPUCORE_3_R</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_PWM_CPUCORE_3_R</td></tr><tr><td>REG_PHASE_CPUCORE_3</td><td>POWER_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td>REG_PHASE_CPUCORE_3</td></tr><tr><td>REG_BOOT_CPUCORE_3</td><td>VR_CTL_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td>REG_BOOT_CPUCORE_3</td></tr><tr><td>REG_BOOT_CPUCORE_3_RC</td><td>VR_CTL_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td>REG_BOOT_CPUCORE_3_RC</td></tr><tr><td>REG_UGATE_CPUCORE_3</td><td>VR_CTL_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td>REG_UGATE_CPUCORE_3</td></tr><tr><td>REG_LGATE_CPUCORE_3</td><td>VR_CTL_PHY</td><td>VR_LGATE</td><td>12V</td><td>TRUE</td><td>REG_LGATE_CPUCORE_3</td></tr><tr><td>REG_SNUBBER_CPUCORE_3</td><td>VR_CTL_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td>REG_SNUBBER_CPUCORE_3</td></tr><tr><td>PPCPUCORE_S0_SENSE_3</td><td>POWER_PHY</td><td>POWER</td><td>1.1V</td><td></td><td>PPCPUCORE_S0_SENSE_3</td></tr><tr><td>REG_ISENCORE_3_P</td><td>ISNS_CPU_CORE</td><td>SNS_DIFF_PHY</td><td></td><td></td><td>REG_ISENCORE_3_P</td></tr><tr><td>REG_ISENCORE_3_N</td><td>ISNS_CPU_CORE</td><td>SNS_DIFF_PHY</td><td></td><td></td><td>REG_ISENCORE_3_N</td></tr><tr><td>REG_ISENCORE_3_NR</td><td>ISNS_CPU_CORE</td><td>SNS_DIFF_PHY</td><td></td><td></td><td>REG_ISENCORE_3_NR</td></tr><tr><td colspan="6">Phase 4</td></tr><tr><td>REG_LVCC_U7310</td><td>POWER_PHY</td><td>POWER</td><td>12V</td><td></td><td>REG_LVCC_U7310</td></tr><tr><td>REG_PWM_CPUCORE_4</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_PWM_CPUCORE_4</td></tr><tr><td>REG_PWM_CPUCORE_4_R</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_PWM_CPUCORE_4_R</td></tr><tr><td>REG_PHASE_CPUCORE_4</td><td>POWER_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td>REG_PHASE_CPUCORE_4</td></tr><tr><td>REG_BOOT_CPUCORE_4</td><td>VR_CTL_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td>REG_BOOT_CPUCORE_4</td></tr><tr><td>REG_BOOT_CPUCORE_4_RC</td><td>VR_CTL_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td>REG_BOOT_CPUCORE_4_RC</td></tr><tr><td>REG_UGATE_CPUCORE_4</td><td>VR_CTL_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td>REG_UGATE_CPUCORE_4</td></tr><tr><td>REG_LGATE_CPUCORE_4</td><td>VR_CTL_PHY</td><td>VR_LGATE</td><td>12V</td><td>TRUE</td><td>REG_LGATE_CPUCORE_4</td></tr><tr><td>REG_SNUBBER_CPUCORE_4</td><td>VR_CTL_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td>REG_SNUBBER_CPUCORE_4</td></tr><tr><td>PPCPUCORE_S0_SENSE_4</td><td>POWER_PHY</td><td>POWER</td><td>1.1V</td><td></td><td>PPCPUCORE_S0_SENSE_4</td></tr><tr><td>REG_ISENCORE_4_P</td><td>ISNS_CPU_CORE</td><td>SNS_DIFF_PHY</td><td></td><td></td><td>REG_ISENCORE_4_P</td></tr><tr><td>REG_ISENCORE_4_N</td><td>ISNS_CPU_CORE</td><td>SNS_DIFF_PHY</td><td></td><td></td><td>REG_ISENCORE_4_N</td></tr><tr><td>REG_ISENCORE_4_NR</td><td>ISNS_CPU_CORE</td><td>SNS_DIFF_PHY</td><td></td><td></td><td>REG_ISENCORE_4_NR</td></tr><tr><td>SNS_CORE_XW_P</td><td>ISNS_CPU_CORE</td><td>SNS_DIFF_PHY</td><td></td><td></td><td>SNS_CORE_XW_P</td></tr><tr><td>SNS_CORE_XW_N</td><td>ISNS_CPU_CORE</td><td>SNS_DIFF_PHY</td><td></td><td></td><td>SNS_CORE_XW_N</td></tr><tr><td>SNS_CORE_R_P</td><td>ISNS_CPU_CORE</td><td>SNS_DIFF_PHY</td><td></td><td></td><td>SNS_CORE_R_P</td></tr><tr><td>SNS_CORE_R_N</td><td>ISNS_CPU_CORE</td><td>SNS_DIFF_PHY</td><td></td><td></td><td>SNS_CORE_R_N</td></tr><tr><td>SNS_CPU_VAXG_P</td><td>ISNS_CPU_CORE</td><td>SNS_DIFF_PHY</td><td></td><td></td><td>SNS_CPU_VAXG_P</td></tr><tr><td>SNS_CPU_VAXG_N</td><td>ISNS_CPU_CORE</td><td>SNS_DIFF_PHY</td><td></td><td></td><td>SNS_CPU_VAXG_N</td></tr><tr><td>SNS_CPU_VCORE_P</td><td>ISNS_CPU_CORE</td><td>SNS_DIFF_PHY</td><td></td><td></td><td>SNS_CPU_VCORE_P</td></tr><tr><td>SNS_CPU_VCORE_N</td><td>ISNS_CPU_CORE</td><td>SNS_DIFF_PHY</td><td></td><td></td><td>SNS_CPU_VCORE_N</td></tr><tr><td>SNS_P1V05_IOVDD_XW_P</td><td>ISNS_CPU_CORE</td><td>SNS_DIFF_PHY</td><td></td><td></td><td>SNS_P1V05_IOVDD_XW_P</td></tr><tr><td>SNS_P1V05_IOVDD_XW_N</td><td>ISNS_CPU_CORE</td><td>SNS_DIFF_PHY</td><td></td><td></td><td>SNS_P1V05_IOVDD_XW_N</td></tr></table>				Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST	Input Bus						PP12V	POWER_PHY	POWER	12V		PP12V_S0_CPUCORE_FLT	REG_VCC_U7100	POWER_PHY	POWER	5V		REG_VCC_U7100	Local Ground						AGND_CPU	GND_PHY	GND	0V		AGND_CPU	Phase 1						REG_LVCC_U7210	POWER_PHY	POWER	12V		REG_LVCC_U7210	REG_PWM_CPUCORE_1	VR_CTL_PHY	VR_CTL			REG_PWM_CPUCORE_1	REG_PWM_CPUCORE_1_R	VR_CTL_PHY	VR_CTL			REG_PWM_CPUCORE_1_R	REG_PHASE_CPUCORE_1	POWER_PHY	VR_SWITCH	12V	TRUE	REG_PHASE_CPUCORE_1	REG_BOOT_CPUCORE_1	VR_CTL_PHY	VR_SWITCH	12V	TRUE	REG_BOOT_CPUCORE_1	REG_BOOT_CPUCORE_1_RC	VR_CTL_PHY	VR_SWITCH	12V	TRUE	REG_BOOT_CPUCORE_1_RC	REG_UGATE_CPUCORE_1	VR_CTL_PHY	VR_SWITCH	12V	TRUE	REG_UGATE_CPUCORE_1	REG_LGATE_CPUCORE_1	VR_CTL_PHY	VR_LGATE	12V	TRUE	REG_LGATE_CPUCORE_1	REG_SNUBBER_CPUCORE_1	VR_CTL_PHY	VR_SWITCH	12V	TRUE	REG_SNUBBER_CPUCORE_1	PPCPUCORE_S0_SENSE_1	POWER_PHY	POWER	1.1V		PPCPUCORE_S0_SENSE_1	REG_ISENCORE_1_P	ISNS_CPU_CORE	SNS_DIFF_PHY			REG_ISENCORE_1_P	REG_ISENCORE_1_N	ISNS_CPU_CORE	SNS_DIFF_PHY			REG_ISENCORE_1_N	REG_ISENCORE_1_NR	ISNS_CPU_CORE	SNS_DIFF_PHY			REG_ISENCORE_1_NR	Phase 2						REG_LVCC_U7230	POWER_PHY	POWER	12V		REG_LVCC_U7230	REG_PWM_CPUCORE_2	VR_CTL_PHY	VR_CTL			REG_PWM_CPUCORE_2	REG_PWM_CPUCORE_2_R	VR_CTL_PHY	VR_CTL			REG_PWM_CPUCORE_2_R	REG_PHASE_CPUCORE_2	POWER_PHY	VR_SWITCH	12V	TRUE	REG_PHASE_CPUCORE_2	REG_BOOT_CPUCORE_2	VR_CTL_PHY	VR_SWITCH	12V	TRUE	REG_BOOT_CPUCORE_2	REG_BOOT_CPUCORE_2_RC	VR_CTL_PHY	VR_SWITCH	12V	TRUE	REG_BOOT_CPUCORE_2_RC	REG_UGATE_CPUCORE_2	VR_CTL_PHY	VR_SWITCH	12V	TRUE	REG_UGATE_CPUCORE_2	REG_LGATE_CPUCORE_2	VR_CTL_PHY	VR_LGATE	12V	TRUE	REG_LGATE_CPUCORE_2	REG_SNUBBER_CPUCORE_2	VR_CTL_PHY	VR_SWITCH	12V	TRUE	REG_SNUBBER_CPUCORE_2	PPCPUCORE_S0_SENSE_2	POWER_PHY	POWER	1.1V		PPCPUCORE_S0_SENSE_2	REG_ISENCORE_2_P	ISNS_CPU_CORE	SNS_DIFF_PHY			REG_ISENCORE_2_P	REG_ISENCORE_2_N	ISNS_CPU_CORE	SNS_DIFF_PHY			REG_ISENCORE_2_N	REG_ISENCORE_2_NR	ISNS_CPU_CORE	SNS_DIFF_PHY			REG_ISENCORE_2_NR	Phase 3						REG_LVCC_U7250	POWER_PHY	POWER	12V		REG_LVCC_U7250	REG_PWM_CPUCORE_3	VR_CTL_PHY	VR_CTL			REG_PWM_CPUCORE_3	REG_PWM_CPUCORE_3_R	VR_CTL_PHY	VR_CTL			REG_PWM_CPUCORE_3_R	REG_PHASE_CPUCORE_3	POWER_PHY	VR_SWITCH	12V	TRUE	REG_PHASE_CPUCORE_3	REG_BOOT_CPUCORE_3	VR_CTL_PHY	VR_SWITCH	12V	TRUE	REG_BOOT_CPUCORE_3	REG_BOOT_CPUCORE_3_RC	VR_CTL_PHY	VR_SWITCH	12V	TRUE	REG_BOOT_CPUCORE_3_RC	REG_UGATE_CPUCORE_3	VR_CTL_PHY	VR_SWITCH	12V	TRUE	REG_UGATE_CPUCORE_3	REG_LGATE_CPUCORE_3	VR_CTL_PHY	VR_LGATE	12V	TRUE	REG_LGATE_CPUCORE_3	REG_SNUBBER_CPUCORE_3	VR_CTL_PHY	VR_SWITCH	12V	TRUE	REG_SNUBBER_CPUCORE_3	PPCPUCORE_S0_SENSE_3	POWER_PHY	POWER	1.1V		PPCPUCORE_S0_SENSE_3	REG_ISENCORE_3_P	ISNS_CPU_CORE	SNS_DIFF_PHY			REG_ISENCORE_3_P	REG_ISENCORE_3_N	ISNS_CPU_CORE	SNS_DIFF_PHY			REG_ISENCORE_3_N	REG_ISENCORE_3_NR	ISNS_CPU_CORE	SNS_DIFF_PHY			REG_ISENCORE_3_NR	Phase 4						REG_LVCC_U7310	POWER_PHY	POWER	12V		REG_LVCC_U7310	REG_PWM_CPUCORE_4	VR_CTL_PHY	VR_CTL			REG_PWM_CPUCORE_4	REG_PWM_CPUCORE_4_R	VR_CTL_PHY	VR_CTL			REG_PWM_CPUCORE_4_R	REG_PHASE_CPUCORE_4	POWER_PHY	VR_SWITCH	12V	TRUE	REG_PHASE_CPUCORE_4	REG_BOOT_CPUCORE_4	VR_CTL_PHY	VR_SWITCH	12V	TRUE	REG_BOOT_CPUCORE_4	REG_BOOT_CPUCORE_4_RC	VR_CTL_PHY	VR_SWITCH	12V	TRUE	REG_BOOT_CPUCORE_4_RC	REG_UGATE_CPUCORE_4	VR_CTL_PHY	VR_SWITCH	12V	TRUE	REG_UGATE_CPUCORE_4	REG_LGATE_CPUCORE_4	VR_CTL_PHY	VR_LGATE	12V	TRUE	REG_LGATE_CPUCORE_4	REG_SNUBBER_CPUCORE_4	VR_CTL_PHY	VR_SWITCH	12V	TRUE	REG_SNUBBER_CPUCORE_4	PPCPUCORE_S0_SENSE_4	POWER_PHY	POWER	1.1V		PPCPUCORE_S0_SENSE_4	REG_ISENCORE_4_P	ISNS_CPU_CORE	SNS_DIFF_PHY			REG_ISENCORE_4_P	REG_ISENCORE_4_N	ISNS_CPU_CORE	SNS_DIFF_PHY			REG_ISENCORE_4_N	REG_ISENCORE_4_NR	ISNS_CPU_CORE	SNS_DIFF_PHY			REG_ISENCORE_4_NR	SNS_CORE_XW_P	ISNS_CPU_CORE	SNS_DIFF_PHY			SNS_CORE_XW_P	SNS_CORE_XW_N	ISNS_CPU_CORE	SNS_DIFF_PHY			SNS_CORE_XW_N	SNS_CORE_R_P	ISNS_CPU_CORE	SNS_DIFF_PHY			SNS_CORE_R_P	SNS_CORE_R_N	ISNS_CPU_CORE	SNS_DIFF_PHY			SNS_CORE_R_N	SNS_CPU_VAXG_P	ISNS_CPU_CORE	SNS_DIFF_PHY			SNS_CPU_VAXG_P	SNS_CPU_VAXG_N	ISNS_CPU_CORE	SNS_DIFF_PHY			SNS_CPU_VAXG_N	SNS_CPU_VCORE_P	ISNS_CPU_CORE	SNS_DIFF_PHY			SNS_CPU_VCORE_P	SNS_CPU_VCORE_N	ISNS_CPU_CORE	SNS_DIFF_PHY			SNS_CPU_VCORE_N	SNS_P1V05_IOVDD_XW_P	ISNS_CPU_CORE	SNS_DIFF_PHY			SNS_P1V05_IOVDD_XW_P	SNS_P1V05_IOVDD_XW_N	ISNS_CPU_CORE	SNS_DIFF_PHY			SNS_P1V05_IOVDD_XW_N	<table><tr><th>Electrical Constraint Set</th><th>Physical</th><th>Spacing</th><th>Voltage</th><th>DIDT</th><th>NO_TEST</th></tr><tr><td colspan="6">AXG</td></tr><tr><td>REG_LVCC_U7330</td><td>POWER_PHY</td><td>POWER</td><td>12V</td><td></td><td>REG_LVCC_U7330</td></tr><tr><td>REG_PWM_CPUAXG</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_PWM_CPUAXG</td></tr><tr><td>REG_PWM_CPUAXG_R</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_PWM_CPUAXG_R</td></tr><tr><td>REG_PHASE_CPUAXG</td><td>POWER_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td>REG_PHASE_CPUAXG</td></tr><tr><td>REG_BOOT_CPUAXG</td><td>VR_CTL_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td>REG_BOOT_CPUAXG</td></tr><tr><td>REG_BOOT_CPUAXG_RC</td><td>VR_CTL_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td>REG_BOOT_CPUAXG_RC</td></tr><tr><td>REG_UGATE_CPUAXG</td><td>VR_CTL_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td>REG_UGATE_CPUAXG</td></tr><tr><td>REG_LGATE_CPUAXG</td><td>VR_CTL_PHY</td><td>VR_LGATE</td><td>12V</td><td>TRUE</td><td>REG_LGATE_CPUAXG</td></tr><tr><td>REG_SNUBBER_CPUAXG</td><td>VR_CTL_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td>REG_SNUBBER_CPUAXG</td></tr><tr><td>PPCPUAXG_S0_SENSE</td><td>POWER_PHY</td><td>POWER</td><td>1.1V</td><td></td><td>PPCPUAXG_S0_SENSE</td></tr><tr><td>REG_ISENAXG_P</td><td>ISNS_CPU_AXG</td><td>SNS_DIFF_PHY</td><td></td><td></td><td>REG_ISENAXG_P</td></tr><tr><td>REG_ISENAXG_N</td><td>ISNS_CPU_AXG</td><td>SNS_DIFF_PHY</td><td></td><td></td><td>REG_ISENAXG_N</td></tr><tr><td>REG_ISENAXG_PR</td><td>ISNS_CPU_AXG</td><td>SNS_DIFF_PHY</td><td></td><td></td><td>REG_ISENAXG_PR</td></tr><tr><td>REG_ISENAXG_NR</td><td>ISNS_CPU_AXG</td><td>SNS_DIFF_PHY</td><td></td><td></td><td>REG_ISENAXG_NR</td></tr><tr><td>SNS_AXG_R_P</td><td>ISNS_CPU_AXG</td><td>SNS_DIFF_PHY</td><td></td><td></td><td>SNS_AXG_R_P</td></tr><tr><td>SNS_AXG_R_N</td><td>ISNS_CPU_AXG</td><td>SNS_DIFF_PHY</td><td></td><td></td><td>SNS_AXG_R_N</td></tr><tr><td>SNS_AXG_XW_P</td><td>ISNS_CPU_AXG</td><td>SNS_DIFF_PHY</td><td></td><td></td><td>SNS_AXG_XW_P</td></tr><tr><td>SNS_AXG_XW_N</td><td>ISNS_CPU_AXG</td><td>SNS_DIFF_PHY</td><td></td><td></td><td>SNS_AXG_XW_N</td></tr><tr><td colspan="6">ISL6364</td></tr><tr><td>REG_CPUCORE_COMP</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_CPUCORE_COMP</td></tr><tr><td>CPUCORE_COMP_RC</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>CPUCORE_COMP_RC</td></tr><tr><td>REG_CPUCORE_FB</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_CPUCORE_FB</td></tr><tr><td>CPUCORE_FB_RC</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>CPUCORE_FB_RC</td></tr><tr><td>CPUCORE_FB_R_1</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>CPUCORE_FB_R_1</td></tr><tr><td>CPUCORE_FB_R_2</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>CPUCORE_FB_R_2</td></tr><tr><td>CPUCORE_PSICOMP_RC</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>CPUCORE_PSICOMP_RC</td></tr><tr><td>REG_CPUCORE_PSICOMP</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_CPUCORE_PSICOMP</td></tr><tr><td>REG_CPUCORE_HFCOMP</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_CPUCORE_HFCOMP</td></tr><tr><td>REG_CPUCORE_VSEN</td><td></td><td>SENSE</td><td></td><td></td><td>REG_CPUCORE_VSEN</td></tr><tr><td>REG_CPUCORE_RGND</td><td></td><td>SENSE</td><td></td><td></td><td>REG_CPUCORE_RGND</td></tr><tr><td>REG_CPUCORE_IMON</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_CPUCORE_IMON</td></tr><tr><td>CPUCORE_IMON_R</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>CPUCORE_IMON_R</td></tr><tr><td>REG_CPUCORE_TM</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_CPUCORE_TM</td></tr><tr><td>REG_CPUCORE_SUTH</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_CPUCORE_SUTH</td></tr><tr><td>REG_CPUCORE_NPSI</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_CPUCORE_NPSI</td></tr><tr><td>REG_CPUCORE_FDVID</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_CPUCORE_FDVID</td></tr><tr><td>REG_CPUCORE_IAUTO</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_CPUCORE_IAUTO</td></tr><tr><td>REG_CPUCORE_SW_FREQ</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_CPUCORE_SW_FREQ</td></tr><tr><td>REG_CPUCORE_RAMPADJ</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_CPUCORE_RAMPADJ</td></tr><tr><td>REG_CPUCORE_EN_PWR</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_CPUCORE_EN_PWR</td></tr><tr><td>CPUCORE_EN_PWR_R</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>CPUCORE_EN_PWR_R</td></tr><tr><td>REG_CPUCORE_RSET</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_CPUCORE_RSET</td></tr><tr><td>REG_CPUAXG_COMP</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_CPUAXG_COMP</td></tr><tr><td>CPUAXG_COMP_RC</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>CPUAXG_COMP_RC</td></tr><tr><td>REG_CPUAXG_FB</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_CPUAXG_FB</td></tr><tr><td>CPUAXG_FB_RC</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>CPUAXG_FB_RC</td></tr><tr><td>CPUAXG_FB_R_1</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>CPUAXG_FB_R_1</td></tr><tr><td>CPUAXG_FB_R_2</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>CPUAXG_FB_R_2</td></tr><tr><td>REG_CPUAXG_HFCOMP</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_CPUAXG_HFCOMP</td></tr><tr><td>REG_CPUAXG_VSEN</td><td></td><td>SENSE</td><td></td><td></td><td>REG_CPUAXG_VSEN</td></tr><tr><td>REG_CPUAXG_RGND</td><td></td><td>SENSE</td><td></td><td></td><td>REG_CPUAXG_RGND</td></tr><tr><td>REG_CPUAXG_IMON</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_CPUAXG_IMON</td></tr><tr><td>CPUAXG_IMON_R</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>CPUAXG_IMON_R</td></tr><tr><td>REG_CPUAXG_TM</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_CPUAXG_TM</td></tr><tr><td>REG_CPUAXG_TCOMP</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_CPUAXG_TCOMP</td></tr><tr><td>REG_CPUAXG_SW_FREQ</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_CPUAXG_SW_FREQ</td></tr><tr><td>CPU_VIDSCLK</td><td>VR_VID_PHY</td><td>VR_VID</td><td></td><td></td><td>CPU_VIDSCLK</td></tr><tr><td>CPU_VIDSCLK_R</td><td>VR_VID_PHY</td><td>VR_VID</td><td></td><td></td><td>CPU_VIDSCLK_R</td></tr><tr><td>CPU_VIDALERT_L</td><td>VR_VID_PHY</td><td>VR_VID</td><td></td><td></td><td>CPU_VIDALERT_L</td></tr><tr><td>CPU_VIDALERT_R_L</td><td>VR_VID_PHY</td><td>VR_VID</td><td></td><td></td><td>CPU_VIDALERT_R_L</td></tr><tr><td>CPU_VIDSOUT</td><td>VR_VID_PHY</td><td>VR_VID</td><td></td><td></td><td>CPU_VIDSOUT</td></tr><tr><td>CPU_VIDSOUT_R</td><td>VR_VID_PHY</td><td>VR_VID</td><td></td><td></td><td>CPU_VIDSOUT_R</td></tr><tr><td colspan="6">Output Bus</td></tr><tr><td>PPVCORE_S0_CPU</td><td>POWER_PHY</td><td>POWER</td><td>1.1V</td><td></td><td>PPVCORE_S0_CPU</td></tr><tr><td>PPVAXG_S0</td><td>POWER_PHY</td><td>POWER</td><td>1.1V</td><td></td><td>PPVAXG_S0</td></tr></table>				Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST	AXG						REG_LVCC_U7330	POWER_PHY	POWER	12V		REG_LVCC_U7330	REG_PWM_CPUAXG	VR_CTL_PHY	VR_CTL			REG_PWM_CPUAXG	REG_PWM_CPUAXG_R	VR_CTL_PHY	VR_CTL			REG_PWM_CPUAXG_R	REG_PHASE_CPUAXG	POWER_PHY	VR_SWITCH	12V	TRUE	REG_PHASE_CPUAXG	REG_BOOT_CPUAXG	VR_CTL_PHY	VR_SWITCH	12V	TRUE	REG_BOOT_CPUAXG	REG_BOOT_CPUAXG_RC	VR_CTL_PHY	VR_SWITCH	12V	TRUE	REG_BOOT_CPUAXG_RC	REG_UGATE_CPUAXG	VR_CTL_PHY	VR_SWITCH	12V	TRUE	REG_UGATE_CPUAXG	REG_LGATE_CPUAXG	VR_CTL_PHY	VR_LGATE	12V	TRUE	REG_LGATE_CPUAXG	REG_SNUBBER_CPUAXG	VR_CTL_PHY	VR_SWITCH	12V	TRUE	REG_SNUBBER_CPUAXG	PPCPUAXG_S0_SENSE	POWER_PHY	POWER	1.1V		PPCPUAXG_S0_SENSE	REG_ISENAXG_P	ISNS_CPU_AXG	SNS_DIFF_PHY			REG_ISENAXG_P	REG_ISENAXG_N	ISNS_CPU_AXG	SNS_DIFF_PHY			REG_ISENAXG_N	REG_ISENAXG_PR	ISNS_CPU_AXG	SNS_DIFF_PHY			REG_ISENAXG_PR	REG_ISENAXG_NR	ISNS_CPU_AXG	SNS_DIFF_PHY			REG_ISENAXG_NR	SNS_AXG_R_P	ISNS_CPU_AXG	SNS_DIFF_PHY			SNS_AXG_R_P	SNS_AXG_R_N	ISNS_CPU_AXG	SNS_DIFF_PHY			SNS_AXG_R_N	SNS_AXG_XW_P	ISNS_CPU_AXG	SNS_DIFF_PHY			SNS_AXG_XW_P	SNS_AXG_XW_N	ISNS_CPU_AXG	SNS_DIFF_PHY			SNS_AXG_XW_N	ISL6364						REG_CPUCORE_COMP	VR_CTL_PHY	VR_CTL			REG_CPUCORE_COMP	CPUCORE_COMP_RC	VR_CTL_PHY	VR_CTL			CPUCORE_COMP_RC	REG_CPUCORE_FB	VR_CTL_PHY	VR_CTL			REG_CPUCORE_FB	CPUCORE_FB_RC	VR_CTL_PHY	VR_CTL			CPUCORE_FB_RC	CPUCORE_FB_R_1	VR_CTL_PHY	VR_CTL			CPUCORE_FB_R_1	CPUCORE_FB_R_2	VR_CTL_PHY	VR_CTL			CPUCORE_FB_R_2	CPUCORE_PSICOMP_RC	VR_CTL_PHY	VR_CTL			CPUCORE_PSICOMP_RC	REG_CPUCORE_PSICOMP	VR_CTL_PHY	VR_CTL			REG_CPUCORE_PSICOMP	REG_CPUCORE_HFCOMP	VR_CTL_PHY	VR_CTL			REG_CPUCORE_HFCOMP	REG_CPUCORE_VSEN		SENSE			REG_CPUCORE_VSEN	REG_CPUCORE_RGND		SENSE			REG_CPUCORE_RGND	REG_CPUCORE_IMON	VR_CTL_PHY	VR_CTL			REG_CPUCORE_IMON	CPUCORE_IMON_R	VR_CTL_PHY	VR_CTL			CPUCORE_IMON_R	REG_CPUCORE_TM	VR_CTL_PHY	VR_CTL			REG_CPUCORE_TM	REG_CPUCORE_SUTH	VR_CTL_PHY	VR_CTL			REG_CPUCORE_SUTH	REG_CPUCORE_NPSI	VR_CTL_PHY	VR_CTL			REG_CPUCORE_NPSI	REG_CPUCORE_FDVID	VR_CTL_PHY	VR_CTL			REG_CPUCORE_FDVID	REG_CPUCORE_IAUTO	VR_CTL_PHY	VR_CTL			REG_CPUCORE_IAUTO	REG_CPUCORE_SW_FREQ	VR_CTL_PHY	VR_CTL			REG_CPUCORE_SW_FREQ	REG_CPUCORE_RAMPADJ	VR_CTL_PHY	VR_CTL			REG_CPUCORE_RAMPADJ	REG_CPUCORE_EN_PWR	VR_CTL_PHY	VR_CTL			REG_CPUCORE_EN_PWR	CPUCORE_EN_PWR_R	VR_CTL_PHY	VR_CTL			CPUCORE_EN_PWR_R	REG_CPUCORE_RSET	VR_CTL_PHY	VR_CTL			REG_CPUCORE_RSET	REG_CPUAXG_COMP	VR_CTL_PHY	VR_CTL			REG_CPUAXG_COMP	CPUAXG_COMP_RC	VR_CTL_PHY	VR_CTL			CPUAXG_COMP_RC	REG_CPUAXG_FB	VR_CTL_PHY	VR_CTL			REG_CPUAXG_FB	CPUAXG_FB_RC	VR_CTL_PHY	VR_CTL			CPUAXG_FB_RC	CPUAXG_FB_R_1	VR_CTL_PHY	VR_CTL			CPUAXG_FB_R_1	CPUAXG_FB_R_2	VR_CTL_PHY	VR_CTL			CPUAXG_FB_R_2	REG_CPUAXG_HFCOMP	VR_CTL_PHY	VR_CTL			REG_CPUAXG_HFCOMP	REG_CPUAXG_VSEN		SENSE			REG_CPUAXG_VSEN	REG_CPUAXG_RGND		SENSE			REG_CPUAXG_RGND	REG_CPUAXG_IMON	VR_CTL_PHY	VR_CTL			REG_CPUAXG_IMON	CPUAXG_IMON_R	VR_CTL_PHY	VR_CTL			CPUAXG_IMON_R	REG_CPUAXG_TM	VR_CTL_PHY	VR_CTL			REG_CPUAXG_TM	REG_CPUAXG_TCOMP	VR_CTL_PHY	VR_CTL			REG_CPUAXG_TCOMP	REG_CPUAXG_SW_FREQ	VR_CTL_PHY	VR_CTL			REG_CPUAXG_SW_FREQ	CPU_VIDSCLK	VR_VID_PHY	VR_VID			CPU_VIDSCLK	CPU_VIDSCLK_R	VR_VID_PHY	VR_VID			CPU_VIDSCLK_R	CPU_VIDALERT_L	VR_VID_PHY	VR_VID			CPU_VIDALERT_L	CPU_VIDALERT_R_L	VR_VID_PHY	VR_VID			CPU_VIDALERT_R_L	CPU_VIDSOUT	VR_VID_PHY	VR_VID			CPU_VIDSOUT	CPU_VIDSOUT_R	VR_VID_PHY	VR_VID			CPU_VIDSOUT_R	Output Bus						PPVCORE_S0_CPU	POWER_PHY	POWER	1.1V		PPVCORE_S0_CPU	PPVAXG_S0	POWER_PHY	POWER	1.1V		PPVAXG_S0
Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
Input Bus																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
PP12V	POWER_PHY	POWER	12V		PP12V_S0_CPUCORE_FLT																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
REG_VCC_U7100	POWER_PHY	POWER	5V		REG_VCC_U7100																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
Local Ground																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
AGND_CPU	GND_PHY	GND	0V		AGND_CPU																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
Phase 1																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
REG_LVCC_U7210	POWER_PHY	POWER	12V		REG_LVCC_U7210																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
REG_PWM_CPUCORE_1	VR_CTL_PHY	VR_CTL			REG_PWM_CPUCORE_1																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
REG_PWM_CPUCORE_1_R	VR_CTL_PHY	VR_CTL			REG_PWM_CPUCORE_1_R																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
REG_PHASE_CPUCORE_1	POWER_PHY	VR_SWITCH	12V	TRUE	REG_PHASE_CPUCORE_1																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
REG_BOOT_CPUCORE_1	VR_CTL_PHY	VR_SWITCH	12V	TRUE	REG_BOOT_CPUCORE_1																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
REG_BOOT_CPUCORE_1_RC	VR_CTL_PHY	VR_SWITCH	12V	TRUE	REG_BOOT_CPUCORE_1_RC																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
REG_UGATE_CPUCORE_1	VR_CTL_PHY	VR_SWITCH	12V	TRUE	REG_UGATE_CPUCORE_1																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
REG_LGATE_CPUCORE_1	VR_CTL_PHY	VR_LGATE	12V	TRUE	REG_LGATE_CPUCORE_1																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
REG_SNUBBER_CPUCORE_1	VR_CTL_PHY	VR_SWITCH	12V	TRUE	REG_SNUBBER_CPUCORE_1																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
PPCPUCORE_S0_SENSE_1	POWER_PHY	POWER	1.1V		PPCPUCORE_S0_SENSE_1																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
REG_ISENCORE_1_P	ISNS_CPU_CORE	SNS_DIFF_PHY			REG_ISENCORE_1_P																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
REG_ISENCORE_1_N	ISNS_CPU_CORE	SNS_DIFF_PHY			REG_ISENCORE_1_N																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
REG_ISENCORE_1_NR	ISNS_CPU_CORE	SNS_DIFF_PHY			REG_ISENCORE_1_NR																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
Phase 2																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
REG_LVCC_U7230	POWER_PHY	POWER	12V		REG_LVCC_U7230																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
REG_PWM_CPUCORE_2	VR_CTL_PHY	VR_CTL			REG_PWM_CPUCORE_2																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
REG_PWM_CPUCORE_2_R	VR_CTL_PHY	VR_CTL			REG_PWM_CPUCORE_2_R																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
REG_PHASE_CPUCORE_2	POWER_PHY	VR_SWITCH	12V	TRUE	REG_PHASE_CPUCORE_2																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
REG_BOOT_CPUCORE_2	VR_CTL_PHY	VR_SWITCH	12V	TRUE	REG_BOOT_CPUCORE_2																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
REG_BOOT_CPUCORE_2_RC	VR_CTL_PHY	VR_SWITCH	12V	TRUE	REG_BOOT_CPUCORE_2_RC																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
REG_UGATE_CPUCORE_2	VR_CTL_PHY	VR_SWITCH	12V	TRUE	REG_UGATE_CPUCORE_2																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
REG_LGATE_CPUCORE_2	VR_CTL_PHY	VR_LGATE	12V	TRUE	REG_LGATE_CPUCORE_2																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
REG_SNUBBER_CPUCORE_2	VR_CTL_PHY	VR_SWITCH	12V	TRUE	REG_SNUBBER_CPUCORE_2																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
PPCPUCORE_S0_SENSE_2	POWER_PHY	POWER	1.1V		PPCPUCORE_S0_SENSE_2																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
REG_ISENCORE_2_P	ISNS_CPU_CORE	SNS_DIFF_PHY			REG_ISENCORE_2_P																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
REG_ISENCORE_2_N	ISNS_CPU_CORE	SNS_DIFF_PHY			REG_ISENCORE_2_N																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
REG_ISENCORE_2_NR	ISNS_CPU_CORE	SNS_DIFF_PHY			REG_ISENCORE_2_NR																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
Phase 3																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
REG_LVCC_U7250	POWER_PHY	POWER	12V		REG_LVCC_U7250																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
REG_PWM_CPUCORE_3	VR_CTL_PHY	VR_CTL			REG_PWM_CPUCORE_3																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
REG_PWM_CPUCORE_3_R	VR_CTL_PHY	VR_CTL			REG_PWM_CPUCORE_3_R																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
REG_PHASE_CPUCORE_3	POWER_PHY	VR_SWITCH	12V	TRUE	REG_PHASE_CPUCORE_3																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
REG_BOOT_CPUCORE_3	VR_CTL_PHY	VR_SWITCH	12V	TRUE	REG_BOOT_CPUCORE_3																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
REG_BOOT_CPUCORE_3_RC	VR_CTL_PHY	VR_SWITCH	12V	TRUE	REG_BOOT_CPUCORE_3_RC																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
REG_UGATE_CPUCORE_3	VR_CTL_PHY	VR_SWITCH	12V	TRUE	REG_UGATE_CPUCORE_3																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
REG_LGATE_CPUCORE_3	VR_CTL_PHY	VR_LGATE	12V	TRUE	REG_LGATE_CPUCORE_3																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
REG_SNUBBER_CPUCORE_3	VR_CTL_PHY	VR_SWITCH	12V	TRUE	REG_SNUBBER_CPUCORE_3																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
PPCPUCORE_S0_SENSE_3	POWER_PHY	POWER	1.1V		PPCPUCORE_S0_SENSE_3																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
REG_ISENCORE_3_P	ISNS_CPU_CORE	SNS_DIFF_PHY			REG_ISENCORE_3_P																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
REG_ISENCORE_3_N	ISNS_CPU_CORE	SNS_DIFF_PHY			REG_ISENCORE_3_N																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
REG_ISENCORE_3_NR	ISNS_CPU_CORE	SNS_DIFF_PHY			REG_ISENCORE_3_NR																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
Phase 4																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
REG_LVCC_U7310	POWER_PHY	POWER	12V		REG_LVCC_U7310																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
REG_PWM_CPUCORE_4	VR_CTL_PHY	VR_CTL			REG_PWM_CPUCORE_4																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
REG_PWM_CPUCORE_4_R	VR_CTL_PHY	VR_CTL			REG_PWM_CPUCORE_4_R																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
REG_PHASE_CPUCORE_4	POWER_PHY	VR_SWITCH	12V	TRUE	REG_PHASE_CPUCORE_4																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
REG_BOOT_CPUCORE_4	VR_CTL_PHY	VR_SWITCH	12V	TRUE	REG_BOOT_CPUCORE_4																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
REG_BOOT_CPUCORE_4_RC	VR_CTL_PHY	VR_SWITCH	12V	TRUE	REG_BOOT_CPUCORE_4_RC																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
REG_UGATE_CPUCORE_4	VR_CTL_PHY	VR_SWITCH	12V	TRUE	REG_UGATE_CPUCORE_4																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
REG_LGATE_CPUCORE_4	VR_CTL_PHY	VR_LGATE	12V	TRUE	REG_LGATE_CPUCORE_4																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
REG_SNUBBER_CPUCORE_4	VR_CTL_PHY	VR_SWITCH	12V	TRUE	REG_SNUBBER_CPUCORE_4																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
PPCPUCORE_S0_SENSE_4	POWER_PHY	POWER	1.1V		PPCPUCORE_S0_SENSE_4																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
REG_ISENCORE_4_P	ISNS_CPU_CORE	SNS_DIFF_PHY			REG_ISENCORE_4_P																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
REG_ISENCORE_4_N	ISNS_CPU_CORE	SNS_DIFF_PHY			REG_ISENCORE_4_N																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
REG_ISENCORE_4_NR	ISNS_CPU_CORE	SNS_DIFF_PHY			REG_ISENCORE_4_NR																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
SNS_CORE_XW_P	ISNS_CPU_CORE	SNS_DIFF_PHY			SNS_CORE_XW_P																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
SNS_CORE_XW_N	ISNS_CPU_CORE	SNS_DIFF_PHY			SNS_CORE_XW_N																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
SNS_CORE_R_P	ISNS_CPU_CORE	SNS_DIFF_PHY			SNS_CORE_R_P																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
SNS_CORE_R_N	ISNS_CPU_CORE	SNS_DIFF_PHY			SNS_CORE_R_N																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
SNS_CPU_VAXG_P	ISNS_CPU_CORE	SNS_DIFF_PHY			SNS_CPU_VAXG_P																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
SNS_CPU_VAXG_N	ISNS_CPU_CORE	SNS_DIFF_PHY			SNS_CPU_VAXG_N																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
SNS_CPU_VCORE_P	ISNS_CPU_CORE	SNS_DIFF_PHY			SNS_CPU_VCORE_P																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
SNS_CPU_VCORE_N	ISNS_CPU_CORE	SNS_DIFF_PHY			SNS_CPU_VCORE_N																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
SNS_P1V05_IOVDD_XW_P	ISNS_CPU_CORE	SNS_DIFF_PHY			SNS_P1V05_IOVDD_XW_P																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
SNS_P1V05_IOVDD_XW_N	ISNS_CPU_CORE	SNS_DIFF_PHY			SNS_P1V05_IOVDD_XW_N																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
AXG																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
REG_LVCC_U7330	POWER_PHY	POWER	12V		REG_LVCC_U7330																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
REG_PWM_CPUAXG	VR_CTL_PHY	VR_CTL			REG_PWM_CPUAXG																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
REG_PWM_CPUAXG_R	VR_CTL_PHY	VR_CTL			REG_PWM_CPUAXG_R																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
REG_PHASE_CPUAXG	POWER_PHY	VR_SWITCH	12V	TRUE	REG_PHASE_CPUAXG																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
REG_BOOT_CPUAXG	VR_CTL_PHY	VR_SWITCH	12V	TRUE	REG_BOOT_CPUAXG																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
REG_BOOT_CPUAXG_RC	VR_CTL_PHY	VR_SWITCH	12V	TRUE	REG_BOOT_CPUAXG_RC																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
REG_UGATE_CPUAXG	VR_CTL_PHY	VR_SWITCH	12V	TRUE	REG_UGATE_CPUAXG																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
REG_LGATE_CPUAXG	VR_CTL_PHY	VR_LGATE	12V	TRUE	REG_LGATE_CPUAXG																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
REG_SNUBBER_CPUAXG	VR_CTL_PHY	VR_SWITCH	12V	TRUE	REG_SNUBBER_CPUAXG																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
PPCPUAXG_S0_SENSE	POWER_PHY	POWER	1.1V		PPCPUAXG_S0_SENSE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
REG_ISENAXG_P	ISNS_CPU_AXG	SNS_DIFF_PHY			REG_ISENAXG_P																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
REG_ISENAXG_N	ISNS_CPU_AXG	SNS_DIFF_PHY			REG_ISENAXG_N																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
REG_ISENAXG_PR	ISNS_CPU_AXG	SNS_DIFF_PHY			REG_ISENAXG_PR																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
REG_ISENAXG_NR	ISNS_CPU_AXG	SNS_DIFF_PHY			REG_ISENAXG_NR																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
SNS_AXG_R_P	ISNS_CPU_AXG	SNS_DIFF_PHY			SNS_AXG_R_P																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
SNS_AXG_R_N	ISNS_CPU_AXG	SNS_DIFF_PHY			SNS_AXG_R_N																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
SNS_AXG_XW_P	ISNS_CPU_AXG	SNS_DIFF_PHY			SNS_AXG_XW_P																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
SNS_AXG_XW_N	ISNS_CPU_AXG	SNS_DIFF_PHY			SNS_AXG_XW_N																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
ISL6364																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
REG_CPUCORE_COMP	VR_CTL_PHY	VR_CTL			REG_CPUCORE_COMP																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
CPUCORE_COMP_RC	VR_CTL_PHY	VR_CTL			CPUCORE_COMP_RC																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
REG_CPUCORE_FB	VR_CTL_PHY	VR_CTL			REG_CPUCORE_FB																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
CPUCORE_FB_RC	VR_CTL_PHY	VR_CTL			CPUCORE_FB_RC																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
CPUCORE_FB_R_1	VR_CTL_PHY	VR_CTL			CPUCORE_FB_R_1																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
CPUCORE_FB_R_2	VR_CTL_PHY	VR_CTL			CPUCORE_FB_R_2																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
CPUCORE_PSICOMP_RC	VR_CTL_PHY	VR_CTL			CPUCORE_PSICOMP_RC																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
REG_CPUCORE_PSICOMP	VR_CTL_PHY	VR_CTL			REG_CPUCORE_PSICOMP																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
REG_CPUCORE_HFCOMP	VR_CTL_PHY	VR_CTL			REG_CPUCORE_HFCOMP																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
REG_CPUCORE_VSEN		SENSE			REG_CPUCORE_VSEN																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
REG_CPUCORE_RGND		SENSE			REG_CPUCORE_RGND																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
REG_CPUCORE_IMON	VR_CTL_PHY	VR_CTL			REG_CPUCORE_IMON																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
CPUCORE_IMON_R	VR_CTL_PHY	VR_CTL			CPUCORE_IMON_R																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
REG_CPUCORE_TM	VR_CTL_PHY	VR_CTL			REG_CPUCORE_TM																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
REG_CPUCORE_SUTH	VR_CTL_PHY	VR_CTL			REG_CPUCORE_SUTH																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
REG_CPUCORE_NPSI	VR_CTL_PHY	VR_CTL			REG_CPUCORE_NPSI																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
REG_CPUCORE_FDVID	VR_CTL_PHY	VR_CTL			REG_CPUCORE_FDVID																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
REG_CPUCORE_IAUTO	VR_CTL_PHY	VR_CTL			REG_CPUCORE_IAUTO																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
REG_CPUCORE_SW_FREQ	VR_CTL_PHY	VR_CTL			REG_CPUCORE_SW_FREQ																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
REG_CPUCORE_RAMPADJ	VR_CTL_PHY	VR_CTL			REG_CPUCORE_RAMPADJ																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
REG_CPUCORE_EN_PWR	VR_CTL_PHY	VR_CTL			REG_CPUCORE_EN_PWR																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
CPUCORE_EN_PWR_R	VR_CTL_PHY	VR_CTL			CPUCORE_EN_PWR_R																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
REG_CPUCORE_RSET	VR_CTL_PHY	VR_CTL			REG_CPUCORE_RSET																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
REG_CPUAXG_COMP	VR_CTL_PHY	VR_CTL			REG_CPUAXG_COMP																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
CPUAXG_COMP_RC	VR_CTL_PHY	VR_CTL			CPUAXG_COMP_RC																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
REG_CPUAXG_FB	VR_CTL_PHY	VR_CTL			REG_CPUAXG_FB																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
CPUAXG_FB_RC	VR_CTL_PHY	VR_CTL			CPUAXG_FB_RC																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
CPUAXG_FB_R_1	VR_CTL_PHY	VR_CTL			CPUAXG_FB_R_1																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
CPUAXG_FB_R_2	VR_CTL_PHY	VR_CTL			CPUAXG_FB_R_2																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
REG_CPUAXG_HFCOMP	VR_CTL_PHY	VR_CTL			REG_CPUAXG_HFCOMP																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
REG_CPUAXG_VSEN		SENSE			REG_CPUAXG_VSEN																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
REG_CPUAXG_RGND		SENSE			REG_CPUAXG_RGND																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
REG_CPUAXG_IMON	VR_CTL_PHY	VR_CTL			REG_CPUAXG_IMON																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
CPUAXG_IMON_R	VR_CTL_PHY	VR_CTL			CPUAXG_IMON_R																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
REG_CPUAXG_TM	VR_CTL_PHY	VR_CTL			REG_CPUAXG_TM																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
REG_CPUAXG_TCOMP	VR_CTL_PHY	VR_CTL			REG_CPUAXG_TCOMP																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
REG_CPUAXG_SW_FREQ	VR_CTL_PHY	VR_CTL			REG_CPUAXG_SW_FREQ																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
CPU_VIDSCLK	VR_VID_PHY	VR_VID			CPU_VIDSCLK																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
CPU_VIDSCLK_R	VR_VID_PHY	VR_VID			CPU_VIDSCLK_R																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
CPU_VIDALERT_L	VR_VID_PHY	VR_VID			CPU_VIDALERT_L																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
CPU_VIDALERT_R_L	VR_VID_PHY	VR_VID			CPU_VIDALERT_R_L																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
CPU_VIDSOUT	VR_VID_PHY	VR_VID			CPU_VIDSOUT																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
CPU_VIDSOUT_R	VR_VID_PHY	VR_VID			CPU_VIDSOUT_R																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
Output Bus																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
PPVCORE_S0_CPU	POWER_PHY	POWER	1.1V		PPVCORE_S0_CPU																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
PPVAXG_S0	POWER_PHY	POWER	1.1V		PPVAXG_S0																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
8	7	6	5	4	3	2	1																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-9504

REVISION

7.0.0

BRANCH

prefsb

PAGE

129 OF 143

SHEET

105 OF 117

SYNC MASTER=D8 MARK

SYNC DATE=02/10/2012

CPU VReg Constraints

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

SYNC MASTER=D8 MARK

SYNC DATE=02/10/2012

CPU VReg Constraints

Apple Inc.

051-9504

7.0.0

prefsb

129 OF 143

105 OF 117

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

3.3V S5/S5V S4

Physical	Spacing	Voltage	DIDT	NO_TEST
Input Bus				
POWER_PHY	POWER	12V		REG VIN U7600
POWER_PHY	POWER	5V		REG VCC1 U7600
POWER_PHY	POWER	5V		REG VCC2 U7600
3.3V S5				
POWER_PHY	VR_SWITCH	12V	TRUE	REG PHASE P3V3S5
VR_CTL_PHY	VR_SWITCH	12V	TRUE	REG_BOOT P3V3S5
VR_CTL_PHY	VR_SWITCH	12V	TRUE	REG_BOOT P3V3S5_RC
VR_CTL_PHY	VR_SWITCH	12V	TRUE	REG UGATE P3V3S5
VR_CTL_PHY	VR_LGATE	12V	TRUE	REG_LGATE P3V3S5
VR_CTL_PHY	VR_SWITCH	12V	TRUE	REG_SNUBBER P3V3S5
VR_CTL_PHY	VR_CTL			REG P3V3S5_ISEN
VR_CTL_PHY	VR_CTL			REG_P3V3S5_OCSET
VR_CTL_PHY	VR_CTL			REG_P3V3S5_FSET
VR_CTL_PHY	VR_CTL			REG_P3V3S5_VOUT
VR_CTL_PHY	VR_CTL			REG_P3V3S5_VOUT_R
VR_CTL_PHY	VR_CTL			REG_P3V3S5_FB
5V S3				
POWER_PHY	VR_SWITCH	12V	TRUE	REG PHASE P5VS4
VR_CTL_PHY	VR_SWITCH	12V	TRUE	REG_BOOT P5VS4
VR_CTL_PHY	VR_SWITCH	12V	TRUE	REG_BOOT P5VS4_RC
VR_CTL_PHY	VR_SWITCH	12V	TRUE	REG UGATE P5VS4
VR_CTL_PHY	VR_LGATE	12V	TRUE	REG_LGATE P5VS4
VR_CTL_PHY	VR_SWITCH	12V	TRUE	REG_SNUBBER P5VS4
VR_CTL_PHY	VR_CTL			REG_P5VS4_ISEN
VR_CTL_PHY	VR_CTL			REG_P5VS4_OCSET
VR_CTL_PHY	VR_CTL			REG_P5VS4_FSET
VR_CTL_PHY	VR_CTL			REG_P5VS4_VOUT
VR_CTL_PHY	VR_CTL			REG_P5VS4_VOUT_R
VR_CTL_PHY	VR_CTL			REG_P5VS4_FB
Output Bus				
POWER_PHY	POWER	5V		PP5V_S5
POWER_PHY	POWER	5V		PP5V_S4
POWER_PHY	POWER	3.3V		PP3V3_S5
FET Switched				
POWER_PHY	POWER	5V		PP5V_S0
POWER_PHY	POWER	3.3V		PP3V3_S4
POWER_PHY	POWER	3.3V		PP3V3_S0
POWER_PHY	POWER	3.3V		PP3V3_S4_ENET
POWER_PHY	POWER	3.3V		PP3V3_TBTLIC
POWER_PHY	POWER	3.3V		PP3V3_S4_AP
POWER_PHY	POWER	3.3V		PP3V3_S0_SSD

VDDQ S3 (1.5V)/VTT S0

Physical	Spacing	Voltage	DIDT	NO_TEST
Input Bus				
POWER_PHY	POWER	5V		REG V5IN U7700
Local Ground				
GND_PHY	GND	0V		AGND VDDQS3
VDDQ S3				
POWER_PHY	VR_SWITCH	12V	TRUE	REG PHASE VDDQS3
POWER_PHY	VR_SWITCH	12V	TRUE	REG PHASE VDDQS3_L
VR_CTL_PHY	VR_SWITCH	12V	TRUE	REG_BOOT VDDQS3
VR_CTL_PHY	VR_SWITCH	12V	TRUE	REG_BOOT VDDQS3_RC
VR_CTL_PHY	VR_SWITCH	12V	TRUE	REG_UGATE VDDQS3
VR_CTL_PHY	VR_SWITCH	12V	TRUE	REG_UGATE VDDQS3_R
VR_CTL_PHY	VR_LGATE	12V	TRUE	REG_LGATE VDDQS3
VR_CTL_PHY	VR_SWITCH	12V	TRUE	REG_SNUBBER VDDQS3
POWER_PHY	POWER	1.5V		PPVDDQ_S3_SENSE
VR_CTL_PHY	VR_CTL			REG_VDDQS3_VDDOSNS
VR_CTL_PHY	VR_CTL			REG_VDDQS3_VREF
VR_CTL_PHY	VR_CTL			REG_VDDQS3_REFIN
VR_CTL_PHY	VR_CTL			REG_VDDQS3_MODE
VR_CTL_PHY	VR_CTL			REG_VDDQS3_TRIP
VR_CTL_PHY	VR_CTL			LDO_DDRVTTSS0_SNS
Output Bus				
POWER_PHY	POWER	1.5V		PPVDDQ_S3
POWER_DDR_PHY	POWER_DDR	0.75V		PPDDRVT S0
FET Switched				
POWER_PHY	POWER	1.5V		PP1V5_S0
Sensed				
POWER_PHY	POWER	1.5V		PPVDDQ_S3_DDR
POWER_PHY	POWER	1.5V		PP1V5_S0_CPU_MEM
POWER_PHY	POWER	1.5V		PPFBVDDQ_S0_GPU

DDR3 Vref

Physical	Spacing	Voltage	DIDT	NO_TEST
Memory Vref				
POWER_PHY	POWER	3.3V		PP3V3_S4_VREFMRGN_DAC
POWER_PHY	POWER	3.3V		PP3V3_S4_VREFMRGN_CTRL
POWER_DDR_PHY	POWER_DDR	0.75V		PPDDRVRREF_DQ_MEM_A_S3
POWER_DDR_PHY	POWER_DDR	0.75V		PPDDRVRREF_DQ_MEM_B_S3
POWER_DDR_PHY	POWER_DDR	0.75V		CPU_DIMM_VREF_DAC_A
POWER_DDR_PHY	POWER_DDR	0.75V		CPU_DIMM_VREF_DAC_B
POWER_DDR_PHY	POWER_DDR	0.75V		PPDDRVRREF_CA_MEM_A_S3
POWER_DDR_PHY	POWER_DDR	0.75V		PPDDRVRREF_CA_MEM_B_S3
POWER_DDR_PHY	POWER_DDR	0.75V		CPU_DDR_VREF
POWER_DDR_PHY	POWER_DDR	0.75V		PPDDRVT S3

1.8V S0

Physical	Spacing	Voltage	DIDT	NO_TEST
1.8V S0				
POWER_PHY	VR_SWITCH	5V	TRUE	REG PHASE P1V8S0
VR_CTL_PHY	VR_CTL			REG_P1V8S0_VFB
VR_CTL_PHY	VR_CTL			REG_P1V8S0_SYNCH
Output Bus				
POWER_PHY	POWER	1.8V		PP1V8_S0

HDD S0

Physical	Spacing	Voltage	DIDT	NO_TEST
HDD S0				
POWER_PHY	POWER	5V		PP5V_S0_HDD

12V S5

Physical	Spacing	Voltage	DIDT	NO_TEST
Input Bus				
POWER_PHY	POWER	12V		PP12V_ACDC
FET Switched				
POWER_PHY	POWER	12V		PP12V_S0
Sensed				
POWER_PHY	POWER	12V		PP12V_S5
POWER_PHY	POWER	12V		PP12V_G3H
POWER_PHY	POWER	12V		PP12V_G3H_P3V42
POWER_PHY	POWER	12V		PP12V_S0_FBVDDQ
POWER_PHY	POWER	12V		PP12V_S0_CPU_P1V05
POWER_PHY	POWER	12V		PP12V_S0_VCCSA
POWER_PHY	POWER	12V		PP12V_S0_P1V05
POWER_PHY	POWER	12V		PP12V_S0_HDD
POWER_PHY	POWER	12V		PP12V_S0_BLC

Ground/Common

Physical	Spacing	Voltage	DIDT	NO_TEST
Common				
GND_PHY	GND	0V		GND

3V42 S0

Physical	Spacing	Voltage	DIDT	NO_TEST
3V42 S0				
POWER_PHY	VR_SWITCH	5V	TRUE	P3V42G3H_SW
VR_CTL_PHY	VR_CTL			P3V42G3H_FB
VR_CTL_PHY	VR_CTL			P3V42G3H_SHDN_L
POWER_PHY	POWER	3.3V		PP3V3_G3
POWER_PHY	POWER	3.3V		PP3V42_G3H

# Thunderbolt

### Thunderbolt-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBT_I2C_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
TBT_SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
TBTDPD_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	0.075MM
TBT_GEN_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

### Thunderbolt-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBT_I2C_ISO	*	=2x_DIELECTRIC	?
TBT_SPI_ISO	*	=2x_DIELECTRIC	?
TBTDP_ISO	*	=5x_DIELECTRIC	?
TBTDP_ISO	TOP,BOTTOM	=7x_DIELECTRIC	?
TBT_GEN_ISO	*	=2X_DIELECTRIC	?
BGA_TBT_AREA	*	0.075MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA_TBT	BGA_TBT_AREA
TBT_I2C	*	*	TBT_I2C_ISO
TBT_SPI	*	*	TBT_SPI_ISO
TBTDP	*	*	TBTDP_ISO
TBT_GEN	*	*	TBT_GEN_ISO

SOURCE: Bill Cornelius's T29 Routing Notes

## DisplayPort

## DP-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	0.08MM	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

## DP-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DP_ISO	*	=6.7X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DISPLAYPORT	*	*	DP_ISO

MAX LENGTH OF DISPLAYPORT TRACES: 6 INCHES

DISPLAYPORT INTRA-PAIR MATCHING SHOULD BE 1 PS. INTER-PAIR MATCHING SHOULD BE WITHIN 150 PS.  
DISPLAYPORT AUX CHANNEL INTRA-PAIR MATCHING SHOULD BE 5 PS.

## TBT IC Net Properties

Electrical Constraint Set	Physical	Spacing		
<b>H510</b>	DP_85D	DISPLAYPORT	DP_TBTSNKO_ML_C_P<3..0>	no_restrictions 36 81
<b>H511</b>	DP_85D	DISPLAYPORT	DP_TBTSNKO_ML_C_N<3..0>	no_restrictions 36 81
<b>H512</b>	DP_TBTSNKO_ML	DP_85D	DP_TBTSNKO_ML_P<3..0>	no_restrictions 36
<b>H513</b>	DP_TBTSNKO_ML	DP_85D	DP_TBTSNKO_ML_N<3..0>	no_restrictions 36
<b>H514</b>	DP_85D	DISPLAYPORT	DP_TBTSNKO_AUXCH_C_P	36 75
<b>H515</b>	DP_85D	DISPLAYPORT	DP_TBTSNKO_AUXCH_C_N	36 75
<b>H516</b>	DP_TBTSNKO_AUX	DP_85D	DP_TBTSNKO_AUXCH_P	36
<b>H517</b>	DP_TBTSNKO_AUX	DP_85D	DP_TBTSNKO_AUXCH_N	36
<b>H518</b>	DP_85D	DISPLAYPORT	DP_TBTSNKI_ML_C_P<3..0>	no_restrictions 36 81
<b>H519</b>	DP_85D	DISPLAYPORT	DP_TBTSNKI_ML_C_N<3..0>	no_restrictions 36 81
<b>H520</b>	DP_TBTSNKI_ML	DP_85D	DP_TBTSNKI_ML_P<3..0>	no_restrictions 36
<b>H521</b>	DP_TBTSNKI_ML	DP_85D	DP_TBTSNKI_ML_N<3..0>	no_restrictions 36
<b>H522</b>	DP_85D	DISPLAYPORT	DP_TBTSNKI_AUXCH_C_P	36 75
<b>H523</b>	DP_85D	DISPLAYPORT	DP_TBTSNKI_AUXCH_C_N	36 75
<b>H524</b>	DP_TBTSNKI_AUX	DP_85D	DP_TBTSNKI_AUXCH_P	36
<b>H525</b>	DP_TBTSNKI_AUX	DP_85D	DP_TBTSNKI_AUXCH_N	36
<b>H526</b>	DP_INTENJ_TBT_ML_MIX	DP_85D	DP_TBTSRC_ML_P<3..0>	no_restrictions 84
<b>H527</b>	DP_INTENJ_TBT_ML_MIX	DP_85D	DP_TBTSRC_ML_N<3..0>	no_restrictions 84
<b>H528</b>	DP_INTENJ_TBT_ML_MIX	DP_85D	DP_TBTSRC_ML_C_P<3..0>	no_restrictions 84
<b>H529</b>	DP_INTENJ_TBT_ML_MIX	DP_85D	DP_TBTSRC_ML_C_N<3..0>	no_restrictions 84
<b>H530</b>	DP_INTENJ_TBT_AUX_MIX	DP_85D	DP_TBTSRC_AUXCH_P	84
<b>H531</b>	DP_INTENJ_TBT_AUX_MIX	DP_85D	DP_TBTSRC_AUXCH_N	84
<b>H532</b>	DP_85D	DISPLAYPORT	DP_TBTSRC_AUX_C_P	84
<b>H533</b>	DP_85D	DISPLAYPORT	DP_TBTSRC_AUX_C_N	84
<b>H534</b>	TBT_12C_55S	TBT_12C	I2C_TBTRTR_SCL	36 50
<b>H535</b>	TBT_12C_55S	TBT_12C	I2C_TBTRTR_SDA	36 50
<b>H536</b>	TBT_SPI_CLK	TBT_SPI	TBT_SPI_CLK	36
<b>H537</b>	TBT_SPI_MOSI	TBT_SPI	TBT_SPI_MOSI	36
<b>H538</b>	TBT_SPI_MISO	TBT_SPI	TBT_SPI_MISO	36
<b>H539</b>	TBT_SPI_CS_1	TBT_SPI	TBT_SPI_CS_L	36
<b>H540</b>	TBT_GEN_55S	TBT_GEN	TBT_A_CONFIG1_BUF	36 86
<b>H541</b>	TBT_GEN_55S	TBT_GEN	TBT_A_CONFIG2_RC	36 86
<b>H542</b>	TBT_GEN_55S	TBT_GEN	TBT_B_CONFIG1_BUF	36 88
<b>H543</b>	TBT_GEN_55S	TBT_GEN	TBT_B_CONFIG2_RC	36 88
<b>H544</b>	TBT_GEN_55S	TBT_GEN	TBT_A_LSTX	36 86
<b>H545</b>	TBT_GEN_55S	TBT_GEN	TBT_A_LSRX	36 86
<b>H546</b>	TBT_GEN_55S	TBT_GEN	TBT_B_LSTX	36 88
<b>H547</b>	TBT_GEN_55S	TBT_GEN	TBT_B_LSRX	36 88
<b>H548</b>	TBT_GEN_55S	TBT_GEN	DP_TBTSNKO_HPD	36 82
<b>H549</b>	TBT_GEN_55S	TBT_GEN	DP_TBTSNKI_HPD	36 82
<b>H550</b>	TBT_GEN_55S	TBT_GEN	DP_TBTSRC_HPD	36 84
<b>H551</b>	TBT_GEN_55S	TBT_GEN	DP_TBTSNKO_DDC_CLK	81 85
<b>H552</b>	TBT_GEN_55S	TBT_GEN	DP_TBTSNKO_DDC_DATA	81 85
<b>H553</b>	TBT_GEN_55S	TBT_GEN	DP_TBTSNKI_DDC_CLK	81 85
<b>H554</b>	TBT_GEN_55S	TBT_GEN	DP_TBTSNKI_DDC_DATA	81 85
<b>H555</b>	TBT_GEN_55S	TBT_GEN	VIDEO_ON	74 87
<b>H556</b>	TBT_GEN_55S	TBT_GEN	VIDEO_ON_L	5 87
<b>H557</b>	TBT_GEN_55S	TBT_GEN	BDV_BKL_PWM	48 84
<b>H558</b>	TBT_GEN_55S	TBT_GEN	GPU_LCD_BKLT_PWM	82 84
<b>H559</b>	TBT_GEN_55S	TBT_GEN	LCD_BL_PWM	84
<b>H560</b>	TBT_GEN_55S	TBT_GEN	LCD_BL_FILT	84
<b>H561</b>	TBT_GEN_55S	TBT_GEN	LCD_BKLT_PWM	84 89


\*: Only used on hosts supporting T29 video-in

## DisplayPort

Electrical Constraint Set	Physical	Spacing	
Graphics Source			
<b>H449</b> DP_INTENT_EG_MI_MUX	DP_850	DISPLAYPORT	DP INT EG MI P<3.0> NO TESTSTRUTURE 81 84
<b>H448</b> DP_INTENT_EG_MI_MUX	DP_850	DISPLAYPORT	DP INT EG MI NC<3.0> NO TESTSTRUTURE 81 84
<b>H447</b> DP_INTENT_EG_AUX_MUX	DP_850	DISPLAYPORT	DP INT EG AUX P NO TESTSTRUTURE 81 84
<b>H446</b> DP_INTENT_EG_AUX_MUX	DP_850	DISPLAYPORT	DP INT EG AUX N NO TESTSTRUTURE 81 84
<b>H445</b> DP_INTENT_EG_AUX_MUX	DP_850	DISPLAYPORT	DP INT EG AUX C P NO TESTSTRUTURE 84
<b>H444</b> DP_INTENT_EG_AUX_MUX	DP_850	DISPLAYPORT	DP INT EG AUX C N NO TESTSTRUTURE 84
Internal Panel			
<b>H609</b>	DP_850	DISPLAYPORT	DP INTPNL MI C P<3.0> NO TESTSTRUTURE 84
<b>H608</b>	DP_850	DISPLAYPORT	DP INTPNL MI C NC<3.0> NO TESTSTRUTURE 84
<b>H607</b> DP_INTENT_MI_CONN	DP_850	DISPLAYPORT	DP INTPNL MI P<3.0> NO TESTSTRUTURE 84 87
<b>H606</b> DP_INTENT_MI_CONN	DP_850	DISPLAYPORT	DP INTPNL MI NC<3.0> NO TESTSTRUTURE 84 87
<b>H605</b> DP_INTENT_AUX_CONN	DP_850	DISPLAYPORT	DP INTPNL AUX P NO TESTSTRUTURE 84 87
<b>H604</b> DP_INTENT_AUX_CONN	DP_850	DISPLAYPORT	DP INTPNL AUX N NO TESTSTRUTURE 84 87
Internal DP SPDIF			
<b>H325</b>		HDA	DP INT SPDIF AUDIO 56 87

### TBT/DP Net Properties

Electrical Constraint Set	Physical	Spacing	
Port A			
<b>E871</b> TBT_A_R2D	TRTDP_90D	TRTDP	TBT_A R2D C P<0> NO_TESTFUTURE 36 86
<b>E872</b> TBT_A_R2D	TRTDP_90D	TRTDP	TBT_A R2D C N<0> NO_TESTFUTURE 36 86
<b>E873</b> TBT_A_R2D_P1N1	TRTDP_90D	TRTDP	TBT_A R2D C N<1> NO_TESTFUTURE 36 86
<b>E874</b> TBT_A_R2D_P1N1	TRTDP_90D	TRTDP	TBT_A R2D C P<1> NO_TESTFUTURE 36 86
<b>E875</b>	TRTDP_90D	TRTDP	TBT_A R2D P<1..0> NO_TESTFUTURE 86
<b>E876</b>	TRTDP_90D	TRTDP	TBT_A R2D N<1..0> NO_TESTFUTURE 86
<b>E877</b> DP_TBTFPA_M1.1	DP_85D	DISPLAYPORT	DP_TBTFPA_M1. C P<1> NO_TESTFUTURE 36 86
<b>E878</b> DP_TBTFPA_M1.1	DP_85D	DISPLAYPORT	DP_TBTFPA_M1. C N<1> NO_TESTFUTURE 36 86
<b>E879</b> DP_TBTFPA_M1.3	DP_85D	DISPLAYPORT	DP_TBTFPA_M1. C P<3> NO_TESTFUTURE 36 86
<b>E880</b> DP_TBTFPA_M1.3	DP_85D	DISPLAYPORT	DP_TBTFPA_M1. C N<3> NO_TESTFUTURE 36 86
<b>E881</b>	DP_85D	DISPLAYPORT	DP_TBTFPA_M1. P<1> NO_TESTFUTURE 86
<b>E882</b>	DP_85D	DISPLAYPORT	DP_TBTFPA_M1. N<1> NO_TESTFUTURE 86
<b>E883</b>	DP_85D	DISPLAYPORT	DP_TBTFPA_M1. P<3> NO_TESTFUTURE 86
<b>E884</b>	DP_85D	DISPLAYPORT	DP_TBTFPA_M1. N<3> NO_TESTFUTURE 86
<b>E885</b>	DP_85D	DISPLAYPORT	DP_A LSX_M1. P<1> NO_TESTFUTURE 86
<b>E886</b>	DP_85D	DISPLAYPORT	DP_A LSX_M1. N<1> NO_TESTFUTURE 86
<b>E887</b>	TRTDP_90D	TRTDP	TBT_A D2R C P<1..0> NO_TESTFUTURE 86
<b>E888</b>	TRTDP_90D	TRTDP	TBT_A D2R C N<1..0> NO_TESTFUTURE 86
<b>E889</b> TBT_A_D2R1	TRTDP_90D	TRTDP	TBT_A D2R P<1> NO_TESTFUTURE 36 86
<b>E890</b> TBT_A_D2R1	TRTDP_90D	TRTDP	TBT_A D2R N<1> NO_TESTFUTURE 36 86
<b>E891</b> TBT_A_D2R0	TRTDP_90D	TRTDP	TBT_A D2R P<0> NO_TESTFUTURE 36 86
<b>E892</b> TBT_A_D2R0	TRTDP_90D	TRTDP	TBT_A D2R N<0> NO_TESTFUTURE 36 86
<b>E893</b> DP_TBTTA_AUXCH	DP_85D	DISPLAYPORT	DP_TBTTA_AUXCH_C P NO_TESTFUTURE 36 86
<b>E894</b> DP_TBTTA_AUXCH	DP_85D	DISPLAYPORT	DP_TBTTA_AUXCH_C N NO_TESTFUTURE 36 86
<b>E895</b>	DP_85D	DISPLAYPORT	DP_TBTTA_AUXCH_P NO_TESTFUTURE 86
<b>E896</b>	DP_85D	DISPLAYPORT	DP_TBTTA_AUXCH_N NO_TESTFUTURE 86
<b>E897</b>	DP_85D	DISPLAYPORT	DP_A AUXCH_DDC_P NO_TESTFUTURE 86
<b>E898</b>	DP_85D	DISPLAYPORT	DP_A AUXCH_DDC_N NO_TESTFUTURE 86
<b>E899</b>	TRTDP_90D	TRTDP	TBT_A D2R1 AUXDDC_P NO_TESTFUTURE 86
<b>E900</b>	TRTDP_90D	TRTDP	TBT_A D2R1 AUXDDC_N NO_TESTFUTURE 86
Port B			
<b>E901</b> TBT_B_R2D	TRTDP_90D	TRTDP	TBT_B R2D C P<1..0> NO_TESTFUTURE 36 88
<b>E902</b> TBT_B_R2D	TRTDP_90D	TRTDP	TBT_B R2D C N<1..0> NO_TESTFUTURE 36 88
<b>E903</b>	TRTDP_90D	TRTDP	TBT_B R2D P<1..0> NO_TESTFUTURE 88
<b>E904</b>	TRTDP_90D	TRTDP	TBT_B R2D N<1..0> NO_TESTFUTURE 88
<b>E905</b> DP_TBTFB_M1.1	DP_85D	DISPLAYPORT	DP_TBTFB_M1. C P<1> NO_TESTFUTURE 36 88
<b>E906</b> DP_TBTFB_M1.1	DP_85D	DISPLAYPORT	DP_TBTFB_M1. C N<1> NO_TESTFUTURE 36 88
<b>E907</b> DP_TBTFB_M1.3	DP_85D	DISPLAYPORT	DP_TBTFB_M1. C P<3> NO_TESTFUTURE 36 88
<b>E908</b> DP_TBTFB_M1.3	DP_85D	DISPLAYPORT	DP_TBTFB_M1. C N<3> NO_TESTFUTURE 36 88
<b>E909</b>	DP_85D	DISPLAYPORT	DP_TBTFB_M1. P<1> NO_TESTFUTURE 88
<b>E910</b>	DP_85D	DISPLAYPORT	DP_TBTFB_M1. N<1> NO_TESTFUTURE 88
<b>E911</b>	DP_85D	DISPLAYPORT	DP_TBTFB_M1. P<3> NO_TESTFUTURE 88
<b>E912</b>	DP_85D	DISPLAYPORT	DP_TBTFB_M1. N<3> NO_TESTFUTURE 88
<b>E913</b>	DP_85D	DISPLAYPORT	DP_B LSX_M1. P<1> NO_TESTFUTURE 88
<b>E914</b>	DP_85D	DISPLAYPORT	DP_B LSX_M1. N<1> NO_TESTFUTURE 88
<b>E915</b>	TRTDP_90D	TRTDP	TBT_B D2R C P<1..0> NO_TESTFUTURE 88
<b>E916</b>	TRTDP_90D	TRTDP	TBT_B D2R C N<1..0> NO_TESTFUTURE 88
<b>E917</b> TBT_B_D2R1	TRTDP_90D	TRTDP	TBT_B D2R P<1> NO_TESTFUTURE 36 88
<b>E918</b> TBT_B_D2R1	TRTDP_90D	TRTDP	TBT_B D2R N<1> NO_TESTFUTURE 36 88
<b>E919</b> TBT_B_D2R0	TRTDP_90D	TRTDP	TBT_B D2R P<0> NO_TESTFUTURE 36 88
<b>E920</b> TBT_B_D2R0	TRTDP_90D	TRTDP	TBT_B D2R N<0> NO_TESTFUTURE 36 88
<b>E921</b> DP_TBTTB_AUXCH	DP_85D	DISPLAYPORT	DP_TBTTB_AUXCH_C P NO_TESTFUTURE 36 88
<b>E922</b> DP_TBTTB_AUXCH	DP_85D	DISPLAYPORT	DP_TBTTB_AUXCH_C N NO_TESTFUTURE 36 88
<b>E923</b>	DP_85D	DISPLAYPORT	DP_TBTTB_AUXCH_P NO_TESTFUTURE 88
<b>E924</b>	DP_85D	DISPLAYPORT	DP_TBTTB_AUXCH_N NO_TESTFUTURE 88
<b>E925</b>	DP_85D	DISPLAYPORT	DP_B AUXCH_DDC_P NO_TESTFUTURE 88
<b>E926</b>	DP_85D	DISPLAYPORT	DP_B AUXCH_DDC_N NO_TESTFUTURE 88
<b>E927</b>	TRTDP_90D	TRTDP	TBT_B D2R1 AUXDDC_P NO_TESTFUTURE 88
<b>E928</b>	TRTDP_90D	TRTDP	TBT_B D2R1 AUXDDC_N NO_TESTFUTURE 88

SYNC MASTER=D8 AARON		SYNC DATE=03/13/2012	
PAGE TITLE			
TBT/DP Constraints			
	Apple Inc.	DRAWING NUMBER	051-9504
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	7.0.0
		BRANCH	prefsb
		PAGE	131 OF 143
		SHEET	107 OF 117



GDDR5

GDDR5-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
GDDR_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
GDDR_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	12 MM	=STANDARD	=STANDARD
GDDR_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
GDDR_MA_PHY	*	GDDR_45S
GDDR_ADBI_PHY	*	GDDR_45S
GDDR_CTRL_PHY	*	GDDR_45S
GDDR_CLK_PHY	*	GDDR_80D
GDDR_DQ_PHY	*	GDDR_45S
GDDR_EDC_PHY	*	GDDR_45S
GDDR_DBI_PHY	*	GDDR_45S
GDDR_WCK_PHY	*	GDDR_80D

Main Segment Min Spacing Rules for 4.5 Gbps or Less (AMD Doc# 49919)

Trace-to-Trace		Strip Design		Isolation Micro Design		Strip Design		Comments
Table	Micro Design	Strip Design	Micro Design	Strip Design	Micro Design	Strip Design	Comments	
5-6/5-7	2:1	2:1	2:1	2:1	5:1	5:1	5:1	Memory address (MA). Implented 4.5 Gbps or less rules for K70.
5-6/5-7	2:1	2:1	2:1	2:1	5:1	5:1	5:1	Address dynamic bus inversion (ADBI)
5-6/5-7	2:1	2:1	2:1	2:1	5:1	5:1	5:1	Control (CTRL)
5-6/5-7	5:1	5:1	5:1	5:1	5:1	5:1	5:1	Clock (CLK)
5-6/5-7	3:1	3:1	3:1	3:1	5:1	5:1	5:1	Data (DQ)
5-6/5-7	7:1	7:1	7:1	7:1	7:1	7:1	7:1	Error detection pins (EDC). Using larger isolation rules,
5-6/5-7	3:1	3:1	3:1	3:1	5:1	5:1	5:1	Data dynamic bus inversion (DBI)
5-6/5-7	5:1	5:1	5:1	5:1	5:1	5:1	5:1	Forwarded clock (WCK)

GDDR5-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GDDR_ISO	*	=3X_DIELECTRIC	?
GDDR_ISO	TOP,BOTTOM	=5x_DIELECTRIC	?
GDDR_MA2MA	*	=2x_DIELECTRIC	?
GDDR_MA2MA	TOP,BOTTOM	=3X_DIELECTRIC	?
GDDR_ADBI2ADBI	*	=2x_DIELECTRIC	?
GDDR_ADBI2ADBI	TOP,BOTTOM	=2x_DIELECTRIC	?
GDDR_CTRL2CTRL	*	=2x_DIELECTRIC	?
GDDR_CTRL2CTRL	TOP,BOTTOM	=2x_DIELECTRIC	?
GDDR_CLK2CLK	*	=3X_DIELECTRIC	?
GDDR_CLK2CLK	TOP,BOTTOM	=5x_DIELECTRIC	?

Constraints (x in {A, B}, y in {0, 1})

Memory Address: Mxxy[8:0]

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GDDR_*_*_MA	*	*	GDDR_ISO
GDDR_*_*_MA	=SAME	*	GDDR_MA2MA

Address Dynamic Bus Inversion: ADBIxy

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GDDR_*_*_ADBI	*	*	GDDR_ISO
GDDR_*_*_ADBI	=SAME	*	GDDR_ADBI2ADBI

Control: Reset, CKExy, CSxy, WExy, RASxy, CASxy

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GDDR_CTRL	*	*	GDDR_ISO
GDDR_*_*_CTRL	*	*	GDDR_ISO
GDDR_*_*_CTRL	=SAME	*	GDDR_CTRL2CTRL

Clock: CKxy

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GDDR_*_*_CLK	*	*	GDDR_ISO
GDDR_*_*_CLK	=SAME	*	GDDR_CLK2CLK

GPU

GPU-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_GPU_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

GPU-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_GPU_ISO	*	=4:1_SPACING	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GDDR_DQ2DQ	*	=3x_DIELECTRIC	?
GDDR_DQ2DQ	TOP,BOTTOM	=3x_DIELECTRIC	?
GDDR_EDC_ISO	*	=3X_DIELECTRIC	?
GDDR_EDC_ISO	TOP,BOTTOM	=5X_DIELECTRIC	?
GDDR_EDC2EDC	*	=3X_DIELECTRIC	?
GDDR_EDC2EDC	TOP,BOTTOM	=5X_DIELECTRIC	?
GDDR_DBI2DBI	*	=3x_DIELECTRIC	?
GDDR_DBI2DBI	TOP,BOTTOM	=3x_DIELECTRIC	?
GDDR_WCK2WCK	*	=3X_DIELECTRIC	?
GDDR_WCK2WCK	TOP,BOTTOM	=5x_DIELECTRIC	?

Data: DQxy[31:0]

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GDDR_*_*_DQ	*	*	GDDR_ISO
GDDR_*_*_DQ	=SAME	*	GDDR_DQ2DQ

Error Detection: EDCxy[3:0]

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GDDR_*_*_EDC	*	*	GDDR_EDC_ISO
GDDR_*_*_EDC	=SAME	*	GDDR_EDC2EDC

Data Dynamic Bus Inversion: DDBIxy[3:0]

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GDDR_*_*_DBI	*	*	GDDR_ISO
GDDR_*_*_DBI	=SAME	*	GDDR_DBI2DBI

Forwarded Clock: WCKxy[1:0]

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GDDR_*_*_WCK	*	*	GDDR_ISO
GDDR_*_*_WCK	=SAME	*	GDDR_WCK2WCK

GDDR5 Frame Buffer A

Electrical Constraint Set		Physical	Spacing
Memory Address			
E697	GDDR_A0_MA	GDDR_MA_PHY	GDDR_A_0_MA
E698	GDDR_A1_MA	GDDR_MA_PHY	GDDR_A_1_MA
Address Dynamic Bus Inv			
E699	GDDR_A0_ADBI	GDDR_ADBI_PHY	GDDR_A_0_ADBI
E700	GDDR_A1_ADBI	GDDR_ADBI_PHY	GDDR_A_1_ADBI
Control			
E699	GDDR_A0_CKE	GDDR_CTRL_PHY	GDDR_A_0_CTRL
E700	GDDR_A0_CTRL	GDDR_CTRL_PHY	GDDR_A_0_CTRL
E701	GDDR_A0_CTRL	GDDR_CTRL_PHY	GDDR_A_0_CTRL
E702	GDDR_A0_CTRL	GDDR_CTRL_PHY	GDDR_A_0_CTRL
E703	GDDR_A0_CTRL	GDDR_CTRL_PHY	GDDR_A_0_CTRL
E704	GDDR_A1_CKE	GDDR_CTRL_PHY	GDDR_A_1_CTRL
E705	GDDR_A1_CTRL	GDDR_CTRL_PHY	GDDR_A_1_CTRL
E706	GDDR_A1_CTRL	GDDR_CTRL_PHY	GDDR_A_1_CTRL
E707	GDDR_A1_CTRL	GDDR_CTRL_PHY	GDDR_A_1_CTRL
E708	GDDR_A1_CTRL	GDDR_CTRL_PHY	GDDR_A_1_CTRL
Clock			
E699	GDDR_A0_CLK	GDDR_CLK_PHY	GDDR_A_0_CLK
E700	GDDR_A0_CLK	GDDR_CLK_PHY	GDDR_A_0_CLK
E701	GDDR_A1_CLK	GDDR_CLK_PHY	GDDR_A_1_CLK
E702	GDDR_A1_CLK	GDDR_CLK_PHY	GDDR_A_1_CLK
Data			
E699	GDDR_A0_DQ_BYTE0	GDDR_DQ_PHY	GDDR_A_0_DQ
E700	GDDR_A0_DQ_BYTE1	GDDR_DQ_PHY	GDDR_A_0_DQ
E701	GDDR_A0_DQ_BYTE2	GDDR_DQ_PHY	GDDR_A_0_DQ
E702	GDDR_A0_DQ_BYTE3	GDDR_DQ_PHY	GDDR_A_0_DQ
E703	GDDR_A1_DQ_BYTE0	GDDR_DQ_PHY	GDDR_A_1_DQ
E704	GDDR_A1_DQ_BYTE1	GDDR_DQ_PHY	GDDR_A_1_DQ
E705	GDDR_A1_DQ_BYTE2	GDDR_DQ_PHY	GDDR_A_1_DQ
E706	GDDR_A1_DQ_BYTE3	GDDR_DQ_PHY	GDDR_A_1_DQ
Error Detection			
E699	GDDR_A0_EDC0	GDDR_EDC_PHY	GDDR_A_0_EDC
E700	GDDR_A0_EDC1	GDDR_EDC_PHY	GDDR_A_0_EDC
E701	GDDR_A0_EDC2	GDDR_EDC_PHY	GDDR_A_0_EDC
E702	GDDR_A0_EDC3	GDDR_EDC_PHY	GDDR_A_0_EDC
E703	GDDR_A1_EDC0	GDDR_EDC_PHY	GDDR_A_1_EDC
E704	GDDR_A1_EDC1	GDDR_EDC_PHY	GDDR_A_1_EDC
E705	GDDR_A1_EDC2	GDDR_EDC_PHY	GDDR_A_1_EDC
E706	GDDR_A1_EDC3	GDDR_EDC_PHY	GDDR_A_1_EDC
Data Dynamic Bus Inv			
E699	GDDR_A0_DBI0	GDDR_DBI_PHY	GDDR_A_0_DBI
E700	GDDR_A0_DBI1	GDDR_DBI_PHY	GDDR_A_0_DBI
E701	GDDR_A0_DBI2	GDDR_DBI_PHY	GDDR_A_0_DBI
E702	GDDR_A0_DBI3	GDDR_DBI_PHY	GDDR_A_0_DBI
E703	GDDR_A1_DBI0	GDDR_DBI_PHY	GDDR_A_1_DBI
E704	GDDR_A1_DBI1	GDDR_DBI_PHY	GDDR_A_1_DBI
E705	GDDR_A1_DBI2	GDDR_DBI_PHY	GDDR_A_1_DBI
E706	GDDR_A1_DBI3	GDDR_DBI_PHY	GDDR_A_1_DBI
Forwarded Clock			
E699	GDDR_A0_WCK0	GDDR_WCK_PHY	GDDR_A_0_WCK
E700	GDDR_A0_WCK0	GDDR_WCK_PHY	GDDR_A_0_WCK
E701	GDDR_A0_WCK1	GDDR_WCK_PHY	GDDR_A_0_WCK
E702	GDDR_A0_WCK1	GDDR_WCK_PHY	GDDR_A_0_WCK
E703	GDDR_A1_WCK0	GDDR_WCK_PHY	GDDR_A_1_WCK
E704	GDDR_A1_WCK0	GDDR_WCK_PHY	GDDR_A_1_WCK
E705	GDDR_A1_WCK1	GDDR_WCK_PHY	GDDR_A_1_WCK
E706	GDDR_A1_WCK1	GDDR_WCK_PHY	GDDR_A_1_WCK

GPU

Electrical Constraint Set		Physical	Spacing
Clocks			
E707	CLK_GPU_55S	CLK_GPU	PEX TSTCLK_O_PL
E708	CLK_GPU_55S	CLK_GPU	PEX TSTCLK_O_NG
E709	CLK_PCIE_PHY	CLK_PCIE	GPU TESTMODE
E710	CLK_PCIE_PHY	CLK_PCIE	GPU PEX THERMP
E711	CLK_GPU_55S	CLK_GPU	FB A0 CK MID
E712	CLK_GPU_55S	CLK_GPU	FB A1 CK MID
E713	CLK_GPU_55S	CLK_GPU	FB B0 CK MID
E714	CLK_GPU_55S	CLK_GPU	FB B1 CK MID
E715	CLK_GPU_55S	CLK_GPU	FB C0 CK MID
E716	CLK_GPU_55S	CLK_GPU	FB D1 CK MID
E717	CLK_GPU_55S	CLK_GPU	GPU JTAG TCK
E718	CLK_GPU_55S	CLK_GPU	GPU ROM SCLK
E719	CLK_GPU_55S	CLK_GPU	GPU ROM SCLK R
E720	CLK_GPU_55S	CLK_GPU	GPU XTALOUT
E721	CLK_GPU_55S	CLK_GPU	GPU OSC 27M XTALIN
SMB			
E722	SMB_PHY	SMB	GPU SMB CLK
E723	SMB_PHY	SMB	GPU SMB DAT
E724	SMB_PHY	SMB	GPU SMB CLK R
E725	SMB_PHY	SMB	GPU SMB DAT R
Pcie Compensation			
E726	PCIE_50S	COMP_PCIE	FB CAL_PD VDDQ
E727	PCIE_50S	COMP_PCIE	FB CAL_PU_GND
E728	PCIE_50S	COMP_PCIE	FB CAL_TERM_GND

GDDR5 Frame Buffer B

Electrical Constraint Set		Physical	Spacing
Memory Address			
E699	GDDR_B0_MA	GDDR_MA_PHY	GDDR_B_0_MA
E700	GDDR_B1_MA	GDDR_MA_PHY	GDDR_B_1_MA
Address Dynamic Bus Inv			
E699	GDDR_B0_ADBI	GDDR_ADBI_PHY	GDDR_B_0_ADBI
E700	GDDR_B1_ADBI	GDDR_ADBI_PHY	GDDR_B_1_ADBI
Control			
E699	GDDR_B0_CKE	GDDR_CTRL_PHY	GDDR_B_0_CTRL
E700	GDDR_B0_CTRL	GDDR_CTRL_PHY	GDDR_B_0_CTRL
E701	GDDR_B0_CTRL	GDDR_CTRL_PHY	GDDR_B_0_CTRL
E702	GDDR_B0_CTRL	GDDR_CTRL_PHY	GDDR_B_0_CTRL
E703	GDDR_B0_CTRL	GDDR_CTRL_PHY	GDDR_B_0_CTRL
E704	GDDR_B1_CKE	GDDR_CTRL_PHY	GDDR_B_1_CTRL
E705	GDDR_B1_CTRL	GDDR_CTRL_PHY	GDDR_B_1_CTRL
E706	GDDR_B1_CTRL	GDDR_CTRL_PHY	GDDR_B_1_CTRL
E707	GDDR_B1_CTRL	GDDR_CTRL_PHY	GDDR_B_1_CTRL
E708	GDDR_B1_CTRL	GDDR_CTRL_PHY	GDDR_B_1_CTRL
Clock			
E699	GDDR_B0_CLK	GDDR_CLK_PHY	GDDR_B_0_CLK
E700	GDDR_B0_CLK	GDDR_CLK_PHY	GDDR_B_0_CLK
E701	GDDR_B1_CLK	GDDR_CLK_PHY	GDDR_B_1_CLK
E702	GDDR_B1_CLK	GDDR_CLK_PHY	GDDR_B_1_CLK
Data			
E699	GDDR_B0_DQ_BYTE0	GDDR_DQ_PHY	GDDR_B_0_DQ
E700	GDDR_B0_DQ_BYTE1	GDDR_DQ_PHY	GDDR_B_0_DQ
E701	GDDR_B0_DQ_BYTE2	GDDR_DQ_PHY	GDDR_B_0_DQ
E702	GDDR_B0_DQ_BYTE3	GDDR_DQ_PHY	GDDR_B_0_DQ
E703	GDDR_B1_DQ_BYTE0	GDDR_DQ_PHY	GDDR_B_1_DQ
E704	GDDR_B1_DQ_BYTE1	GDDR_DQ_PHY	GDDR_B_1_DQ
E705	GDDR_B1_DQ_BYTE2	GDDR_DQ_PHY	GDDR_B_1_DQ
E706	GDDR_B1_DQ_BYTE3	GDDR_DQ_PHY	GDDR_B_1_DQ
Error Detection			
E699	GDDR_B0_EDC0	GDDR_EDC_PHY	GDDR_B_0_EDC
E700	GDDR_B0_EDC1	GDDR_EDC_PHY	GDDR_B_0_EDC
E701	GDDR_B0_EDC2	GDDR_EDC_PHY	GDDR_B_0_EDC
E702	GDDR_B0_EDC3	GDDR_EDC_PHY	GDDR_B_0_EDC
E703	GDDR_B1_EDC0	GDDR_EDC_PHY	GDDR_B_1_EDC
E704	GDDR_B1_EDC1	GDDR_EDC_PHY	GDDR_B_1_EDC
E705	GDDR_B1_EDC2	GDDR_EDC_PHY	GDDR_B_1_EDC
E706	GDDR_B1_EDC3	GDDR_EDC_PHY	GDDR_B_1_EDC
Data Dynamic Bus Inv			
E699	GDDR_B0_DBI0	GDDR_DBI_PHY	GDDR_B_0_DBI
E700	GDDR_B0_DBI1	GDDR_DBI_PHY	GDDR_B_0_DBI
E701	GDDR_B0_DBI2	GDDR_DBI_PHY	GDDR_B_0_DBI
E702	GDDR_B0_DBI3	GDDR_DBI_PHY	GDDR_B_0_DBI
E703	GDDR_B1_DBI0	GDDR_DBI_PHY	GDDR_B_1_DBI
E704	GDDR_B1_DBI1	GDDR_DBI_PHY	GDDR_B_1_DBI
E705	GDDR_B1_DBI2	GDDR_DBI_PHY	GDDR_B_1_DBI
E706	GDDR_B1_DBI3	GDDR_DBI_PHY	GDDR_B_1_DBI
Forwarded Clock			
E699	GDDR_B0_WCK0	GDDR_WCK_PHY	GDDR_B_0_WCK
E700	GDDR_B0_WCK0	GDDR_WCK_PHY	GDDR_B_0_WCK
E701	GDDR_B0_WCK1	GDDR_WCK_PHY	GDDR_B_0_WCK
E702	GDDR_B0_WCK1	GDDR_WCK_PHY	GDDR_B_0_WCK
E703	GDDR_B1_WCK0	GDDR_WCK_PHY	GDDR_B_1_WCK
E704	GDDR_B1_WCK0	GDDR_WCK_PHY	GDDR_B_1_WCK
E705	GDDR_B1_WCK1	GDDR_WCK_PHY	GDDR_B_1_WCK
E706	GDDR_B1_WCK1	GDDR_WCK_PHY	GDDR_B_1_WCK

Frame Buffer Reset

Electrical Constraint Set		Physical	Spacing
Reset			
E740	GDDR_A0_RESET	GDDR_50S	GDDR_CTRL
E741	GDDR_A1_RESET	GDDR_50S	GDDR_CTRL
E742	GDDR_B0_RESET	GDDR_50S	GDDR_CTRL
E743	GDDR_B1_RESET	GDDR_50S	GDDR_CTRL
E744	GDDR_C0_RESET	GDDR_50S	GDDR_CTRL
E745	GDDR_C1_RESET	GDDR_50S	GDDR_CTRL
E746	GDDR_D0_RESET	GDDR_50S	GDDR_CTRL
E747	GDDR_D1_RESET	GDDR_50S	GDDR_CTRL

ULTIMATE ONLY

SYNC MASTER=D8 AARON

SYNC DATE=03/13/2012

GDDR5/GPU Constraints

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-9504

SIZE

D

REVISION

7.0.0

BRANCH

prefsb

PAGE

132 OF 143

SHEET

108 OF 117



Apple Inc.

GPU CORE PHASES

Electrical Constraint Set	Physical	Spacing	Voltage	D1D2	NO_TEST
Input Bus					
POWER_PHY	POWER_PHY	POWER	12V		PP12V_S0_GPUCORE_FLT
POWER_PHY	POWER_PHY	POWER	5V		PP5V_S0_GPU_VCORE_VCC
Local Ground					
GND_PHY	GND	GND	0V		AGND_GPU
Phase 1					
POWER_PHY	POWER_PHY	POWER	12V		REG_LVCC_UB510
POWER_PHY	POWER_PHY	POWER	12V		REG_UVCC_UB510
VR_CTL_PHY	VR_CTL				REG_PWM_GPUCORE_1
VR_CTL_PHY	VR_CTL				VR_GPU_PWM1_R
POWER_PHY	VR_SWITCH	12V	TRUE		REG_PHASE_GPUCORE_1
VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_BOOT_GPUCORE_1
VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_BOOT_GPUCORE_1_RC
VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_UGATE_GPUCORE_1
VR_CTL_PHY	VR_LGATE	12V	TRUE		REG_LGATE_GPUCORE_1
VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_SNUBBER_GPUCORE_1
POWER_PHY	POWER	0.9V			PPGPUCORE_S0_SENSE_1
SNS_DIFF_PHY	SNS_DIFF_PHY	SENSE			REG_ISEN_GCORE_1_P
SNS_DIFF_PHY	SNS_DIFF_PHY	SENSE			REG_ISEN_GCORE_1_N
SNS_DIFF_PHY	SNS_DIFF_PHY	SENSE			VR_GPU_ISNS1_R_P
SNS_DIFF_PHY	SNS_DIFF_PHY	SENSE			VR_GPU_ISNS1_R_N
SNS_DIFF_PHY	SNS_DIFF_PHY	SENSE			VR_GPU_ISNS1_RR_2
Phase 2					
POWER_PHY	POWER	12V			REG_LVCC_UB530
VR_CTL_PHY	VR_CTL				REG_PWM_GPUCORE_2
VR_CTL_PHY	VR_CTL				VR_GPU_PWM2_R
POWER_PHY	VR_SWITCH	12V	TRUE		REG_PHASE_GPUCORE_2
VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_BOOT_GPUCORE_2
VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_BOOT_GPUCORE_2_RC
VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_UGATE_GPUCORE_2
VR_CTL_PHY	VR_LGATE	12V	TRUE		REG_LGATE_GPUCORE_2
VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_SNUBBER_GPUCORE_2
POWER_PHY	POWER	0.9V			PPGPUCORE_S0_SENSE_2
SNS_DIFF_PHY	SNS_DIFF_PHY	SENSE			REG_ISEN_GCORE_2_P
SNS_DIFF_PHY	SNS_DIFF_PHY	SENSE			REG_ISEN_GCORE_2_N
SNS_DIFF_PHY	SNS_DIFF_PHY	SENSE			VR_GPU_ISNS2_R_P
SNS_DIFF_PHY	SNS_DIFF_PHY	SENSE			VR_GPU_ISNS2_R_N
SNS_DIFF_PHY	SNS_DIFF_PHY	SENSE			VR_GPU_ISNS2_RR_2
Phase 3					
POWER_PHY	POWER	12V			REG_VCC_UB550
POWER_PHY	POWER	12V			REG_UVCC_UB550
POWER_PHY	POWER	12V			REG_LVCC_UB550
VR_CTL_PHY	VR_CTL				REG_PWM_GPUCORE_3
VR_CTL_PHY	VR_CTL				VR_GPU_PWM3_R
POWER_PHY	VR_SWITCH	12V	TRUE		REG_PHASE_GPUCORE_3
VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_BOOT_GPUCORE_3
VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_BOOT_GPUCORE_3_RC
VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_UGATE_GPUCORE_3
VR_CTL_PHY	VR_LGATE	12V	TRUE		REG_LGATE_GPUCORE_3
VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_SNUBBER_GPUCORE_3
POWER_PHY	POWER	0.9V			PPGPUCORE_S0_SENSE_3
SNS_DIFF_PHY	SNS_DIFF_PHY	SENSE			REG_ISEN_GCORE_3_P
SNS_DIFF_PHY	SNS_DIFF_PHY	SENSE			REG_ISEN_GCORE_3_N
SNS_DIFF_PHY	SNS_DIFF_PHY	SENSE			VR_GPU_ISNS3_R_P
SNS_DIFF_PHY	SNS_DIFF_PHY	SENSE			VR_GPU_ISNS3_R_N
SNS_DIFF_PHY	SNS_DIFF_PHY	SENSE			VR_GPU_ISNS3_RR_2
Phase 4					
POWER_PHY	POWER	12V			REG_LVCC_UB650
VR_CTL_PHY	VR_CTL				REG_PWM_GPUCORE_4
VR_CTL_PHY	VR_CTL				VR_GPU_PWM4_R
POWER_PHY	VR_SWITCH	12V	TRUE		REG_PHASE_GPUCORE_4
VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_BOOT_GPUCORE_4
VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_BOOT_GPUCORE_4_RC
VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_UGATE_GPUCORE_4
VR_CTL_PHY	VR_LGATE	12V	TRUE		REG_LGATE_GPUCORE_4
VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_SNUBBER_GPUCORE_4
POWER_PHY	POWER	0.9V			PPGPUCORE_S0_SENSE_4
SNS_DIFF_PHY	SNS_DIFF_PHY	SENSE			REG_ISEN_GCORE_4_P
SNS_DIFF_PHY	SNS_DIFF_PHY	SENSE			REG_ISEN_GCORE_4_N
SNS_DIFF_PHY	SNS_DIFF_PHY	SENSE			VR_GPU_ISNS4_R_P
SNS_DIFF_PHY	SNS_DIFF_PHY	SENSE			VR_GPU_ISNS4_R_N
SNS_DIFF_PHY	SNS_DIFF_PHY	SENSE			VR_GPU_ISNS4_RR_2

GPU CORE CONTROLLER

Electrical Constraint Set	Physical	Spacing	Voltage	D1D2	NO_TEST
ISL6334					
VR_CTL_PHY	VR_CTL				VR_GPU_COMP
VR_CTL_PHY	VR_CTL				VR_GPU_COMP_R
VR_CTL_PHY	VR_CTL				VR_GPU_COMP_RC
VR_CTL_PHY	VR_CTL				VR_GPU_FB
VR_CTL_PHY	VR_CTL				VR_GPU_FB_R
VR_CTL_PHY	VR_CTL				VR_GPU_VDIFF
VR_CTL_PHY	VR_CTL				VR_VDF_R1
VR_CTL_PHY	VR_CTL				VR_VDF_R2
VR_CTL_PHY	VR_CTL				VR_GPU_TCOMP
VR_CTL_PHY	VR_CTL				VR_GPU_OFS
VR_CTL_PHY	VR_CTL				VR_GPU_FS
VR_CTL_PHY	VR_CTL				VR_GPU_EN_VTT
VR_CTL_PHY	VR_CTL				PM_EN_REG_GPUCORE_S0
VR_CTL_PHY	VR_CTL				PM_PGOOD_REG_GPUCORE_S0
VR_CTL_PHY	VR_CTL				GPU_PSI_L
VR_CTL_PHY	VR_CTL				VR_GPU_IOUT
VR_CTL_PHY	VR_CTL				VR_GPU_IMON
VR_CTL_PHY	VR_CTL				VR_GPU_FAN
VR_CTL_PHY	VR_CTL				VR_GPU_VRHDOT
VR_CTL_PHY	VR_CTL				VR_GPU_EN_PWR
VR_CTL_PHY	VR_CTL				VR_GPU_SS
VR_CTL_PHY	VR_CTL				VR_GPU_DAC
VR_CTL_PHY	VR_CTL				VR_GPU_REF
VR_CTL_PHY	VR_CTL				VR_GPU_TM
VR_CTL_PHY	VR_CTL				VR_GPU_IMON
VR_CTL_PHY	VR_CTL				VR_GPU_FAN
VR_CTL_PHY	VR_CTL				VR_GPU_VRHDOT
VR_CTL_PHY	VR_CTL				GPU_PSI_R
VR_CTL_PHY	VR_CTL				GPU_PSI_L_R
VR_CTL_PHY	VR_CTL				VR_GPU_IMON_R
SNS_DIFF_PHY	SNS_DIFF_PHY	SENSE			VSNS_GPU_VDD
SNS_DIFF_PHY	SNS_DIFF_PHY	SENSE			VSNS_GPU_VSS
SNS_DIFF_PHY	SNS_DIFF_PHY	SENSE			VR_GPU_VSEN
SNS_DIFF_PHY	SNS_DIFF_PHY	SENSE			VR_GPU_RGND
GPU_VIDS		VR_VID			REG_GPUCORE_VID7
		VR_VID			REG_GPUCORE_VID6
		VR_VID			REG_GPUCORE_VID5
		VR_VID			REG_GPUCORE_VID4
		VR_VID			REG_GPUCORE_VID3
		VR_VID			REG_GPUCORE_VID2
		VR_VID			REG_GPUCORE_VID1
		VR_VID			REG_GPUCORE_VID0
		VR_VID			GPU_VCORE_VID6
		VR_VID			GPU_VCORE_VID5
		VR_VID			GPU_VCORE_VID4
		VR_VID			GPU_VCORE_VID3
		VR_VID			GPU_VCORE_VID2
		VR_VID			GPU_VCORE_VID1
		VR_VID			GPU_VCORE_VID0
Output Bus	POWER_PHY	POWER	0.9V		PPVCORE_S0_GPU

GPU FBVDDQ

Electrical Constraint Set	Physical	Spacing	Voltage	D1D2	NO_TEST
Input Bus					
POWER_PHY	POWER	5V			REG_VCC_UB750
POWER_PHY	POWER	5V			REG_PVCC_UB750
Local Ground					
GND_PHY	GND	GND	0V		AGND_FBVDDQ
FBVDDQ					
POWER_PHY	VR_SWITCH	12V	TRUE		REG_PHASE_FBVDDQ
VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_BOOT_FBVDDQ
VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_BOOT_FBVDDQ_RC
VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_UGATE_FBVDDQ
VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG_UGATE_FBVDDQ_R
VR_CTL_PHY	VR_LGATE	12V	TRUE		REG_LGATE_FBVDDQ
VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_SNUBBER_FBVDDQ
		SENSE			VSNS_FBVDDQ
SNS_DIFF_PHY	SNS_DIFF_PHY	SENSE			VSNS_FBVDDQ_P
SNS_DIFF_PHY	SNS_DIFF_PHY	SENSE			VSNS_FBVDDQ_N
SNS_DIFF_PHY	SNS_DIFF_PHY	SENSE			SNS_FBVDDQ_XW_P
SNS_DIFF_PHY	SNS_DIFF_PHY	SENSE			SNS_FBVDDQ_XW_N
		SENSE			FBVDDQ_SENSE_R
VR_CTL_PHY	VR_CTL				REG_FBVDDQ_OCSET
VR_CTL_PHY	VR_CTL				REG_FBVDDQ_VO
		SENSE			REG_FBVDDQ_FB
		SENSE			REG_FBVDDQ_RTN
Output Bus	POWER_PHY	POWER	1.5V		PP1V5R1V35_S0_GPU_REG

SYNC MASTER=D8 MARK

SYNC DATE=02/10/2012

PAGE TITLE

GPU VREG CONSTRAINTS

Apple Inc.

051-9504

7.0.0

prefsb

135 OF 143

110 OF 117

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE  
PROPRIETARY PROPERTY OF APPLE INC.  
THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

### CIV-specific Physical Rules

## Physical Net Type to Rule Map

## CIV-specific Spacing Definitions


### Ethernet

## Constraints Ethernet

2 kV isolation

## SD

SD

SYNC MASTER=D8 FIYIN		SYNC DATE=07/02/2012	
PAGE TITLE			
ETHERNET/SD CONSTRAINTS			
 Apple Inc.		DRAWING NUMBER	
		051-9504	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF APPLE INC. APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		7.0.0	
		BRANCH	
		prefsb	
		PAGE	
		136 OF 143	
		SHEET	
		111 OF 117	

AUTO-CONSTRAINTS PG 1

4V5\_\*

Physical	Spacing	Netname
PM	PM	4V5 REG EN
PM	POWER	4V5 REG IN

ACDC\_\*

Spacing	Netname
PM	ACDC_BURST_EN
PM	ACDC_BURST_EN_L

ALL\_\*

Spacing	Netname
PM	ALL_SYS_PWRGD

AP\_\*

Spacing	Netname
GENERIC_ISO	AP_CLKREQ_L
GENERIC_ISO	AP_CLKREQ_L_ISO
GENERIC_ISO	AP_CLKREQ_O_L
GENERIC_ISO	AP_EVENT_L
GENERIC_ISO	AP_PWR_EN_ISO
PM	AP_RESET_CONN_L
PM	AP_RESET_L
PM	AP_WAKE_L

BLC12V\_\*

Spacing	Netname
PM	BLC12V_FAULT
PM	BLC12V_FAULT_L
PM	BLC12V_UVLO
PM	BLC12V_UVLO_OUT
PM	BLC12V_UVLO_REF

BLC\_\*

Physical	Spacing	Voltage	Netname
GENERIC_ISO	GENERIC_ISO		BLC_BL
GENERIC_ISO	GENERIC_ISO		BLC_BL_GATE
GENERIC_ISO	GENERIC_ISO		BLC_BST
GENERIC_ISO	GENERIC_ISO		BLC_BST_R
GENERIC_ISO	GENERIC_ISO		BLC_BYPASS_GATE
GENERIC_ISO	GENERIC_ISO		BLC_DIM_MCU
PM	PM		BLC_EN
GENERIC_ISO	GENERIC_ISO		BLC_ENA
GENERIC_ISO	GENERIC_ISO		BLC_ENA1
PM	PM		BLC_EN_DELAY
PM	PM		BLC_EN_R

BLC\_\*

Physical	Spacing	Voltage	Netname
PM	PM		BLC_EXT_BOOT
PM	PM		BLC_EXT_BOOT_L
BLC_CTL_PHY	BLC_CTL	5V	BLC_MCU_AOUT_R
GENERIC_ISO	GENERIC_ISO		BLC_MCU_BV
GENERIC_ISO	GENERIC_ISO		BLC_MCU_BV_D
GENERIC_ISO	GENERIC_ISO		BLC_MCU_BV_R
SMB_PHY	SMB		BLC_MCU_B_SDA_CONN
GENERIC_ISO	GENERIC_ISO		BLC_MCU_FLAG_V
GENERIC_ISO	GENERIC_ISO		BLC_MCU_PWM5
GENERIC_ISO	GENERIC_ISO		BLC_MCU_PWM5_R
PM	PM		BLC_MCU_RESET
PM	PM		BLC_MCU_RESET_L
PM	PM		BLC_MCU_RESET_R_L
XDP_PHY	CLK_JTAG		BLC_MCU_RTCK
GENERIC_ISO	GENERIC_ISO		BLC_MCU_RXD0
XDP_PHY	XDP		BLC_MCU_TCK
XDP_PHY	XDP		BLC_MCU_TD1
XDP_PHY	XDP		BLC_MCU_TDO
XDP_PHY	XDP		BLC_MCU_TMS
XDP_PHY	XDP		BLC_MCU_TRST
XDP_PHY	XDP		BLC_MCU_TXD0
GENERIC_ISO	GENERIC_ISO		BLC_MCU_UVLO
GENERIC_ISO	GENERIC_ISO		BLC_ON
GENERIC_ISO	GENERIC_ISO		BLC_ON_DRAIN
GENERIC_ISO	GENERIC_ISO		BLC_ON_R
GENERIC_ISO	GENERIC_ISO		BLC_P_ON
GENERIC_ISO	GENERIC_ISO		BLC_P_ON_BYPASS
GENERIC_ISO	GENERIC_ISO		BLC_P_ON_D
GENERIC_ISO	GENERIC_ISO		BLC_P_ON_DRAIN
GENERIC_ISO	GENERIC_ISO		BLC_P_ON_D_R
GENERIC_ISO	GENERIC_ISO		BLC_P_ON_GATE
GENERIC_ISO	GENERIC_ISO		BLC_P_ON_R
GENERIC_ISO	GENERIC_ISO		BLC_SKIP
GENERIC_ISO	GENERIC_ISO		BLC_SNUB_1
GENERIC_ISO	GENERIC_ISO		BLC_SNUB_2
GENERIC_ISO	GENERIC_ISO		BLC_SNUB_3
GENERIC_ISO	GENERIC_ISO		BLC_UVLO
GENERIC_ISO	GENERIC_ISO		BLC_VIN2_GATE
GENERIC_ISO	GENERIC_ISO		BLC_VIN2_SRC
GENERIC_ISO	GENERIC_ISO		BLC_VINP_GATE
GENERIC_ISO	GENERIC_ISO		BLC_VIN_SNS
GENERIC_ISO	GENERIC_ISO		BLC_VSYNC
GENERIC_ISO	GENERIC_ISO		BLC_VSYNC_R

BT\_\*

Spacing	Netname
PM	BT_PWR_EN
PM	BT_PWR_RST_L
PM	BT_PWR_RST_L_O

BURSTMODE\_\*

Spacing	Netname
PM	BURSTMODE_EN
PM	BURSTMODE_EN_L

CAM\_\*

Spacing	Netname
PM	CAM_EXT_BOOT
PM	CAM_PROC_RESET
PM	CAM_PROC_RESET_L

CPU\_\*

Physical	Spacing	Netname
PM	PM	CPU_PWRGD_1V05_R
PM	PM	CPU_PWRGD_3V3
PM	PM	CPU_PWRGD_3V3_R
GENERIC_ISO	GENERIC_ISO	CPU_SKTOCC
CPU_PHY	CPU	CPU_THRMTRIP_3V3
CPU_PHY	CPU	CPU_THRMTRIP_R_L


DEBUG\_\*

Spacing	Netname
PM	DEBUG_RESET_L

DP\_\*

Physical	Spacing	Netname
PM	PM	DP_AUXIO_EN
PM	PM	DP_GPU_MUX_EN
GENERIC_ISO	GENERIC_ISO	DP_INTFNL_HPD
GENERIC_ISO	GENERIC_ISO	DP_INT_EG_HPD
TBT_GEN_55S	TBT_GEN	DP_TBTPA_DDC_CLK
TBT_GEN_55S	TBT_GEN	DP_TBTPA_DDC_DATA
GENERIC_ISO	GENERIC_ISO	DP_TBTPA_HPD
TBT_GEN_55S	TBT_GEN	DP_TBTPB_DDC_CLK
TBT_GEN_55S	TBT_GEN	DP_TBTPB_DDC_DATA
GENERIC_ISO	GENERIC_ISO	DP_TBTPB_HPD

AUTO-CONSTRAINTS GENERATED Fri 04/06/12 07:24:10 PM

PAGE TITLE		
AUTO-CONSTRAINTS 1		
 Apple Inc.	DRAWING NUMBER	051-9504
	REVISION	7.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	prefsb
	PAGE	138 OF 143
	SHEET	112 OF 117

AUTO-CONSTRAINTS PG 2

ENETCONN\_\*

Spacing	Netname
GENERIC ISO	ENETCONN_TCT

ENET\_\*

Physical	Spacing	Netname
GENERIC ISO	GENERIC ISO	ENET_ACT
GENERIC ISO	GENERIC ISO	ENET_ASF_GPIO
GENERIC ISO	GENERIC ISO	ENET_CLKREQ_L
PM	PM	ENET_CLKREQ_L_O
PM	PM	ENET_CR_1V8_EN
PM	PM	ENET_CR_1V8_EN_R
PM	PM	ENET_CR_3V3_EN_L
PM	PM	ENET_CR_3V3_EN_L_R
PM	PM	ENET_CR_PWREN
XDP PHY	XDP	ENET_LOW_PWR
PM	PM	ENET_PWR_EN_L
PM	PM	ENET_PWR_EN_L_R
PM	PM	ENET_RESET_L
PM	PM	ENET_SD_RESET_L
GENERIC ISO	GENERIC ISO	ENET_SR_DISABLE
GENERIC ISO	GENERIC ISO	ENET_SR_LX
PM	PM	ENET_WAKE_L

FAN\_\*

Spacing	Netname
GENERIC ISO	FAN_0_PWM_FET
GENERIC ISO	FAN_0_PWM_FILT
GENERIC ISO	FAN_0_TACH_FET
GENERIC ISO	FAN_0_TACH_FILT

FBVDD\_\*

Spacing	Netname
GENERIC ISO	FBVDD_ALTV0

FB\_\*

Spacing	Netname
GENERIC ISO	FB_A0_VREFC
GENERIC ISO	FB_A0_VREFD
GENERIC ISO	FB_A1_VREFC
GENERIC ISO	FB_A1_VREFD
GENERIC ISO	FB_B0_VREFC
GENERIC ISO	FB_B0_VREFD
GENERIC ISO	FB_B1_VREFC
GENERIC ISO	FB_B1_VREFD
GENERIC ISO	FB_VREF

FET\_\*

Physical	Spacing	Voltage	Netname
GENERIC ISO	GENERIC ISO		FET_EN_P12V_S0
GENERIC ISO	GENERIC ISO		FET_EN_P12V_S0_BLC
GENERIC ISO	GENERIC ISO		FET_EN_P12V_S0_BLC_R
GENERIC ISO	GENERIC ISO		FET_EN_P12V_S0_R
GENERIC ISO	GENERIC ISO		FET_EN_P12V_S5
GENERIC ISO	GENERIC ISO		FET_EN_P12V_S5_R
GENERIC ISO	GENERIC ISO		FET_EN_VDDQ_S0
GENERIC ISO	GENERIC ISO		FET_HDD_SLGSW
POWER PHY	POWER	12V	FET_VCC_U7950
POWER PHY	POWER	12V	FET_VCC_U7970
POWER PHY	POWER	12V	FET_VCC_U7980

FLAG\_\*

Spacing	Netname
GENERIC ISO	FLAG_V

G3\_\*

Spacing	Netname
GENERIC ISO	G3_POWERON_L

GND\_\*

Spacing	Netname
SENSE	GND_SMC_AVSS

GPU\_\*

Physical	Spacing	Netname
GENERIC ISO	GENERIC ISO	GPU_ALT_VREF
GENERIC ISO	GENERIC ISO	GPU_BUFRSTN
GENERIC ISO	GENERIC ISO	GPU_IFPAB_PLLVDD
GENERIC ISO	GENERIC ISO	GPU_IFPA_IOVDD
GENERIC ISO	GENERIC ISO	GPU_IFPB_IOVDD
GENERIC ISO	GENERIC ISO	GPU_IFPC_IOVDD
XDP PHY	XDP	GPU_JTAG_TDI
XDP PHY	XDP	GPU_JTAG_TDO
XDP PHY	XDP	GPU_JTAG_TMS
XDP PHY	XDP	GPU_JTAG_TRST_L
GENERIC ISO	GENERIC ISO	GPU_MLS_STRAP0
GENERIC ISO	GENERIC ISO	GPU_MLS_STRAP1
GENERIC ISO	GENERIC ISO	GPU_MLS_STRAP2
GENERIC ISO	GENERIC ISO	GPU_MLS_STRAP3
GENERIC ISO	GENERIC ISO	GPU_MLS_STRAP4
GENERIC ISO	GENERIC ISO	GPU_RESET_L
SPI 50S	SPI	GPU_ROM_CS_L
SPI 50S	SPI	GPU_ROM_CS_L_R
SPI 50S	SPI	GPU_ROM_SI
SPI 50S	SPI	GPU_ROM_SI_R
SPI 50S	SPI	GPU_ROM_SO
SPI 50S	SPI	GPU_ROM_SO_R
SPI 50S	SPI	GPU_ROM_WP_L

HDD\_\*

Spacing	Netname
GENERIC ISO	HDD_12V_S0_GATE
GENERIC ISO	HDD_OOB_1V00_REF
PM	HDD_PWR_EN
GENERIC ISO	HDD_PWR_EN_L
GENERIC ISO	HDD_PWR_EN_R

I2C\_\*

Physical	Spacing	Netname
SMB_PHY	SMB	I2C_TCON_MAS_SCL
SMB_PHY	SMB	I2C_TCON_MAS_SDA

IFPD\_\*

Spacing	Netname
GENERIC ISO	IFPD_RSET

IFPEF\_\*

Spacing	Netname
GENERIC ISO	IFPEF_RSET

ISNSA\_\*

Electrical	Physical	Spacing	Netname
SNS_CURRENT	SNS_DIFF_PHY	SENSE	ISNSA_P12VG3H_N
SNS_CURRENT	SNS_DIFF_PHY	SENSE	ISNSA_P12VG3H_P
SNS_CURRENT	SNS_DIFF_PHY	SENSE	ISNSA_P12VS0_CPU_P1V05_N
SNS_CURRENT	SNS_DIFF_PHY	SENSE	ISNSA_P12VS0_CPU_P1V05_P
SNS_CURRENT	SNS_DIFF_PHY	SENSE	ISNSA_P12VS0_CPU_VCCSA_N
SNS_CURRENT	SNS_DIFF_PHY	SENSE	ISNSA_P12VS0_CPU_VCCSA_P
SNS_CURRENT	SNS_DIFF_PHY	SENSE	ISNSA_P12VS0_FBVDDQ_N
SNS_CURRENT	SNS_DIFF_PHY	SENSE	ISNSA_P12VS0_FBVDDQ_P
SNS_CURRENT	SNS_DIFF_PHY	SENSE	ISNSA_P12VS0_HDD_N
SNS_CURRENT	SNS_DIFF_PHY	SENSE	ISNSA_P12VS0_HDD_P
SNS_CURRENT	SNS_DIFF_PHY	SENSE	ISNSA_P12VS0_P1V05_N
SNS_CURRENT	SNS_DIFF_PHY	SENSE	ISNSA_P12VS0_P1V05_P
SNS_CURRENT	SNS_DIFF_PHY	SENSE	ISNSA_P1V05S0_PCH_N
SNS_CURRENT	SNS_DIFF_PHY	SENSE	ISNSA_P1V05S0_PCH_P
SNS_CURRENT	SNS_DIFF_PHY	SENSE	ISNSA_P1V5S0_CPU_MEM_N
SNS_CURRENT	SNS_DIFF_PHY	SENSE	ISNSA_P1V5S0_CPU_MEM_P
SNS_CURRENT	SNS_DIFF_PHY	SENSE	ISNSA_P3V3S0_SSD_N
SNS_CURRENT	SNS_DIFF_PHY	SENSE	ISNSA_P3V3S0_SSD_P
SNS_CURRENT	SNS_DIFF_PHY	SENSE	ISNSA_P3V3S4_AP_N
SNS_CURRENT	SNS_DIFF_PHY	SENSE	ISNSA_P3V3S4_AP_P
SNS_CURRENT	SNS_DIFF_PHY	SENSE	ISNSA_P5VS0_HDD_N
SNS_CURRENT	SNS_DIFF_PHY	SENSE	ISNSA_P5VS0_HDD_P
SNS_CURRENT	SNS_DIFF_PHY	SENSE	ISNSA_PVDDQS3_DDR_N
SNS_CURRENT	SNS_DIFF_PHY	SENSE	ISNSA_PVDDQS3_DDR_P



AUTO-CONSTRAINTS PG 3

ISNS\_\*

	Physical	Spacing	Netname	
E14	SNS_PHY	SENSE	ISNS_CPUAXG_FB	51
E15	SNS_PHY	SENSE	ISNS_CPUAXG_N	51
E16	SNS_PHY	SENSE	ISNS_CPUAXG_P	51
E17	SNS_PHY	SENSE	ISNS_CPUCORE_FB	51
E18	SNS_PHY	SENSE	ISNS_CPUCORE_N	51
E19	SNS_PHY	SENSE	ISNS_CPUCORE_P	51
E20	SNS_PHY	SENSE	ISNS_GPUCORE_FB	51
E21	SNS_PHY	SENSE	ISNS_GPUCORE_N	51
E22	SNS_PHY	SENSE	ISNS_GPUCORE_P	51
E23	SNS_PHY	SENSE	ISNS_P12VG3H_R	51
E24	SNS_PHY	SENSE	ISNS_P12VS0_CPU_P1V05_R	55
E25	SNS_PHY	SENSE	ISNS_P12VS0_CPU_VCCSA_R	55
E26	SNS_PHY	SENSE	ISNS_P12VS0_FBVDDQ_R	51
E27	SNS_PHY	SENSE	ISNS_P12VS0_HDD_R	51
E28	SNS_PHY	SENSE	ISNS_P12VS0_P1V05_R	55
E29	SNS_PHY	SENSE	ISNS_P1V05S0_PCH_R	51
E30	SNS_PHY	SENSE	ISNS_P1V5S0_CPU_MEM_R	51
E31	SNS_PHY	SENSE	ISNS_P3V3S0_SSD_R	51
E32	SNS_PHY	SENSE	ISNS_P3V3S4_AP_R	55
E33	SNS_PHY	SENSE	ISNS_P5VS0_HDD_R	51
E34	SNS_PHY	SENSE	ISNS_PVDDQS3_DDR_R	51

LPCPLUS\_\*

Spacing	Netname	
E43	GENERIC_ISO	LPCPLUS_GPIO 21 49

LPC\_\*

Spacing	Netname	
E44	GENERIC_ISO	LPC_FWRDWN_L 19 26 47 49
E45	GENERIC_ISO	LPC_SERIRO 18 47 49

MEMVTT\_\*

Spacing	Netname	
E46	PM	MEMVTT_EN 28 64
E47	PM	MEMVTT_EN_L 28

MEM\_\*

Spacing	Netname	
E48	GENERIC_ISO	MEM_EVENT_L 29 30 31 32 47 48

MOJO\_\*

Physical	Spacing	Netname	
E49	XDP_PHY	XDP	MOJO_RX_L 45 47 48
E50	XDP_PHY	XDP	MOJO_TX_L 45 47 48

OCA\_\*

Spacing	Netname	
E51	GENERIC_ISO	OCA_FET_DRAIN 91

OVP\_\*

Spacing	Netname	
E52	GENERIC_ISO	OVP_OREF 91
E53	GENERIC_ISO	OVP_OUT1 91
E54	GENERIC_ISO	OVP_OUT1_R 91
E55	GENERIC_ISO	OVP_OUT2 91
E56	GENERIC_ISO	OVP_OUT2_R 91
E57	GENERIC_ISO	OVP_OUT3 91
E58	GENERIC_ISO	OVP_OUT3_R 91

P1V2\_\*

Spacing	Netname	
E59	PM	P1V2_S4_EN 43

P1V8\_\*

Spacing	Netname	
E60	PM	P1V8_S4_EN 43

P3V3AP\_\*

Spacing	Netname	
E61	GENERIC_ISO	P3V3AP_VMON 35

P3V3\_\*

Spacing	Netname	
E62	GENERIC_ISO	P3V3_S0_EN_G 74
E63	GENERIC_ISO	P3V3_S3_EN_G 74

P3V42G3H\_\*

Spacing	Netname	
E64	GENERIC_ISO	P3V42G3H_BOOST 73

P5V\_\*

Spacing	Netname	
E65	GENERIC_ISO	P5V_S0_EN_G 74

PCA9557D\_\*

Spacing	Netname	
E66	GENERIC_ISO	PCA9557D_RESET_L 26 28 34

PCH\_\*

Physical	Spacing	Netname	
E69		PM	PCH_BLC_EXT_BOOT 21 89
E70		PM	PCH_BLC_EXT_BOOT_R 15 21
E71		PM	PCH_BLC_MCU_RESET 21 89
E72		PM	PCH_BLC_MCU_RESET_R 15 21
E73		PM	PCH_CAM_RESET 15 21
E74		PM	PCH_CAM_RESET_R 21 43
E75		GENERIC_ISO	PCH_DSWVRMEN 19
E76	CPU_PHY	CPU	PCH_FRCI 21
E77	CPU_PHY	CPU	PCH_PROCPWRGD 21
E78		GENERIC_ISO	PCH_RCIN_L 21
E79		GENERIC_ISO	PCH_RI_L 19
E80		GENERIC_ISO	PCH_SMBALERT_L 15 18
E81		GENERIC_ISO	PCH_SRTCRST_L 18
E82		GENERIC_ISO	PCH_STRP_TOPBLK_SWP_L 20
E83		GENERIC_ISO	PCH_SUSWARN_L 15 19

PCIE\_\*

Spacing	Netname	
E82	GENERIC_ISO	PCIE_CLKREQ5_GPIO44_L 18
E83	PM	PCIE_WAKE_L 19 35 40

PEG\_\*

Spacing	Netname	
E84	GENERIC_ISO	PEG_CLKREQ_L 15 18 75

PGOOD\_\*

Spacing	Netname	
E85	PM	PGOOD_P1V5_S0_DLY 28

PLT\_\*

Spacing	Netname	
E86	PCH	PLT_RESET_L 20 26
E87	PCH	PLT_RST_BUF_L 26

PM\_\*

Spacing	Netname	
E88	PM	PM_CLKRUN_L 47 48 49
E89	PM	PM_DSW_PWRGD 47 48 65
E90	PM	PM_EN_FET_P12V_S0 64 74
E91	PM	PM_EN_FET_P12V_S0_R 74
E92	PM	PM_EN_FET_P3V3_S0 64 74
E93	PM	PM_EN_FET_P3V3_S4 64 74
E94	PM	PM_EN_FET_P5V_S0 64 74
E95	PM	PM_EN_FET_VDDQ_S0 64 74
E96	PM	PM_EN_LDO_DDRVTT_S0 64 72
E97	PM	PM_EN_REG_CPUCORE_S0 64 66

ISOLATE\_\*

Spacing	Netname	
E92	PM	ISOLATE_CPU_MEM_5V 28
E93	PM	ISOLATE_CPU_MEM_5V_L 28

JTAG\_\*

Physical	Spacing	Netname	
E24	XDP_PHY	XDP	JTAG_GMUX_TMS 20
E25	XDP_PHY	XDP	JTAG_TBT_TDI 15 21
E26	XDP_PHY	XDP	JTAG_TBT_TDI_ISOL 15 36
E27	XDP_PHY	XDP	JTAG_TBT_TDO 15 21
E28	XDP_PHY	XDP	JTAG_TBT_TDO_ISOL 15 36
E29	XDP_PHY	XDP	JTAG_TBT_TMS 15 18
E30	XDP_PHY	XDP	JTAG_TBT_TMS_ISOL 15 36

LED\_\*

Spacing	Netname	
E98	PM	LED_DRIVER_EN 90 91
E99	PM	LED_DRIVER_EN_L 91
E100	PM	LED_DRIVER_EN_L_R 91
E101	GENERIC_ISO	LED_DRIVER_OVP1 90 91
E102	GENERIC_ISO	LED_DRIVER_OVP1P 89 90
E103	GENERIC_ISO	LED_DRIVER_OVP1_OUT 90
E104	GENERIC_ISO	LED_DRIVER_OVP2 90 91
E105	GENERIC_ISO	LED_DRIVER_OVP2P 89 90
E106	GENERIC_ISO	LED_DRIVER_OVP2_OUT 90
E107	GENERIC_ISO	LED_DRIVER_OVP3 90 91
E108	GENERIC_ISO	LED_DRIVER_OVP3P 89 90
E109	GENERIC_ISO	LED_DRIVER_OVP3_OUT 90

AUTO-CONSTRAINTS PG 4

PM\_\*

Spacing	Netname
PM	PM_EN_REG_CPU_P1V05_S0 44 49
PM	PM_EN_REG_FBVDDQ_S0 44 45
PM	PM_EN_REG_GPUCORE_S0_R 44 52
PM	PM_EN_REG_P1V05_S0 44 45
PM	PM_EN_REG_P1V8_S0 44 72
PM	PM_EN_REG_P3V3_S5 44 71 74
PM	PM_EN_REG_P5V_S4 44 71
PM	PM_EN_REG_VCCSA_S0 44 70
PM	PM_EN_REG_VDDQ_S3 44 72
PM	PM_EN_S0 44 64
PM	PM_EN_S4 44 64
PM	PM_EN_USB_PWR 45 46 44
PM	PM_LED_A_ALL_SYS_PWRGD 5 5
PM	PM_LED_A_BLC_GOOD 5 5
PM	PM_LED_A_CPUXAG_PGOOD 5 5
PM	PM_LED_A_GPU_GOOD 5 5
PM	PM_LED_A_PGOOD_CPUCORE_S0 5 5
PM	PM_LED_A_PGOOD_CPU_P1V05_S0 5 5
PM	PM_LED_A_PGOOD_REG_FBVDDQ_S0 5 5
PM	PM_LED_A_PGOOD_REG_GPUCORE_S0 5 5
PM	PM_LED_A_PGOOD_REG_P1V05 5 5
PM	PM_LED_A_PGOOD_REG_VDDQ_S3 5 5
PM	PM_LED_A_S4 5 5
PM	PM_LED_A_S5 5 5
PM	PM_LED_A_SLP_S3 5 5
PM	PM_LED_A_VIDEO_ON 5 5
PM	PM_LED_K_ALL_SYS_PWRGD 5 5
PM	PM_LED_K_BLC_GOOD 5 5
PM	PM_LED_K_CPUXAG_PGOOD 5 5
PM	PM_LED_K_GPU_GOOD 5 5
PM	PM_LED_K_PGOOD_CPUCORE_S0 5 5
PM	PM_LED_K_PGOOD_CPU_P1V05_S0 5 5
PM	PM_LED_K_PGOOD_REG_FBVDDQ_S0 5 5
PM	PM_LED_K_PGOOD_REG_GPUCORE_S0 5 5
PM	PM_LED_K_PGOOD_REG_P1V05 5 5
PM	PM_LED_K_PGOOD_REG_VDDQ_S3 5 5
PM	PM_LED_K_SLP_S3 5 5
PM	PM_MEM_PWRGD_L 28 28
PM	PM_PCH_APWROK 19 65
PM	PM_PCH_PWROK 15 19 26 35 43 65 89
PM	PM_PCH_PWROK_APWROK 45 45
PM	PM_PCH_SYS_PWROK 19 48 65
PM	PM_PGOOD_FBVDDQ_VDDQ_S0 44 44
PM	PM_PGOOD_FET_P12V_S0 74 74
PM	PM_PGOOD_FET_P12V_S0_BLC 74 41
PM	PM_PGOOD_FET_P12V_S5 74 74
PM	PM_PGOOD_FET_P3V3_S0 64 74
PM	PM_PGOOD_FET_P5V_S0 64 74
PM	PM_PGOOD_FET_VDDQ_S0 28 64 74
PM	PM_PGOOD_P3V3_S4_FET 27 35 64 74
PM	PM_PGOOD_REG_ALL_P1V05_S0 64 65
PM	PM_PGOOD_REG_ALL_P1V05_S0_R 28 64
PM	PM_PGOOD_REG_CPUCORE_S0 5 25 65 66
PM	PM_PGOOD_REG_CPU_P1V05_S0 5 64 69
PM	PM_PGOOD_REG_FBVDDQ_S0 5 64 95
PM	PM_PGOOD_REG_P1V05_S0 5 64 95
PM	PM_PGOOD_REG_P1V8_S0 64 72
PM	PM_PGOOD_REG_P3V3_S5 65 71
PM	PM_PGOOD_REG_P5V_S4 64 71
PM	PM_PGOOD_REG_VCCSA_S0 64 65 70
PM	PM_PGOOD_REG_VDDQ_S3 5 64 72
PM	PM_PWRBTN_L 15 19 25 47
PM	PM_RSMRST_PCH_L 19 65
PM	PM_RSMRST_PCH_L_R 45 45
PM	PM_SLP_S3_L 5 15 19 28 40 47 48 64
PM	PM_SLP_S4_L 15 19 47 64
PM	PM_SLP_S5_L 15 19 47 64
PCH	PM_SYSRST_L 19 25 26 47
PCH	PM_THRMTRIP_L 21 48
PM	PGOOD_P12V_S0_R 65 65
PM	PGOOD_P12V_S0 64 65 74

PP12V\_\*

Physical	Spacing	Voltage	Netname
POWER_PHY	POWER	12V	PP12V_LCD 47 47
POWER_PHY	POWER	12V	PP12V_LCD_EXT 47 47
POWER_PHY	POWER	12V	PP12V_S0_FAN_0_FILT 54 54
POWER_PHY	POWER	12V	PP12V_S0_HDD_FET 44 52

PP3V3RHHV\_\*

Physical	Spacing	Voltage	Netname
POWER_PHY	POWER	12V	PP3V3RHHV_SW_TBTPWR 46 46
POWER_PHY	POWER	12V	PP3V3RHHV_SW_TBTPWR 48 48

PP1V05\_\*

Physical	Spacing	Voltage	Netname
POWER_PHY	POWER	1.05V	PP1V05_GPU_FB_DLL_AVDD 77 77
POWER_PHY	POWER	1.05V	PP1V05_GPU_FB_PLL_AVDD 77 77
POWER_PHY	POWER	1.05V	PP1V05_GPU_IFPD_IOVDD 61 61
POWER_PHY	POWER	1.05V	PP1V05_GPU_IPPEF_IOVDD 61 61
POWER_PHY	POWER	1.05V	PP1V05_GPU_PLLVDD 61 61
POWER_PHY	POWER	1.05V	PP1V05_GPU_SP_PLLVDD 61 63
POWER_PHY	POWER	1.05V	PP1V05_S0_PCH_VCCADPLLA_F 17 22
POWER_PHY	POWER	1.05V	PP1V05_S0_PCH_VCCADPLLB_F 17 22

PP1V2\_\*

Physical	Spacing	Voltage	Netname
POWER_PHY	POWER	1.2V	PP1V2_ENET_INTREG 40 40
POWER_PHY	POWER	1.2V	PP1V2_G3H_SMC_VDDC 47 47
POWER_PHY	POWER	1.2V	PP1V2_S4_ENET_PHY_AVDDL 39 39
POWER_PHY	POWER	1.2V	PP1V2_S4_ENET_PHY_GPHYPLL 39 39
POWER_PHY	POWER	1.2V	PP1V2_S4_ENET_PHY_PCIEPLL 39 39
POWER_PHY	POWER	1.2V	PP1V2_USB_HUB_CRFLT 27 27
POWER_PHY	POWER	1.2V	PP1V2_USB_HUB_PLLFILT 27 27

PP1V5\_\*

Physical	Spacing	Voltage	Netname
POWER_PHY	POWER	1.5V	PP1V5_S0_DP_BIAS 64 64

PP1V8\_\*

Physical	Spacing	Voltage	Netname
POWER_PHY	POWER	1.8V	PP1V8_S0_PCH_VCCVRM_F 22 24

PP3V3R1V8\_\*

Physical	Spacing	Netname
POWER_PHY	POWER	PP3V3R1V8_ENET_LR_OUT_REG 39 39

PP3V3\_\*

Physical	Spacing	Voltage	Netname
POWER_PHY	POWER	3.3V	PP3V3_DMIC_CONN 42 42
POWER_PHY	POWER	3.3V	PP3V3_G3H_AVREF_SMC 47 48
POWER_PHY	POWER	3.3V	PP3V3_G3H_BT_FET 35 35
POWER_PHY	POWER	3.3V	PP3V3_G3H_BT_FLT 35 35
POWER_PHY	POWER	3.3V	PP3V3_G3H_SMC_USBMUX_R 45 45
POWER_PHY	POWER	3.3V	PP3V3_G3H_SMC_VDDA 47 47
POWER_PHY	POWER	3.3V	PP3V3_G3_RTC 6 26
POWER_PHY	POWER	3.3V	PP3V3_GPU_IPFX_PLLVDD 61 61
POWER_PHY	POWER	3.3V	PP3V3_PVDDQS3_ISNS 51 51
POWER_PHY	POWER	3.3V	PP3V3_S0_PCH_VCCA_DAC_F 17 22
POWER_PHY	POWER	3.3V	PP3V3_S0_SSD_FLT 44 44
POWER_PHY	POWER	3.3V	PP3V3_S0_SW_SD_PWR 41 41
POWER_PHY	POWER	3.3V	PP3V3_S4_ALS_F 42 42
POWER_PHY	POWER	3.3V	PP3V3_S4_AP_FET 35 35
POWER_PHY	POWER	3.3V	PP3V3_S4_AP_FLT 35 35
POWER_PHY	POWER	3.3V	PP3V3_S4_ENET_FET_AVDDH 39 39
POWER_PHY	POWER	3.3V	PP3V3_S4_ENET_FET_BIASVDDH 39 39
POWER_PHY	POWER	3.3V	PP3V3_S4_ENET_FET_SRVDD 39 39
POWER_PHY	POWER	3.3V	PP3V3_S4_ENET_FET_XTALVDDH 39 39
POWER_PHY	POWER	3.3V	PP3V3_S4_USB_HUB_VDD 27 27
POWER_PHY	POWER	3.3V	PP3V3_S5_XDP_R 25 25

PP4V5\_\*

Physical	Spacing	Voltage	Netname
POWER_PHY	POWER	4.5V	PP4V5_AUDIO_ANALOG 56 60 62

PP5V\_\*

Physical	Spacing	Voltage	Netname
POWER_PHY	POWER	5V	PP5V_AUDIO_HPAMP 56 57
POWER_PHY	POWER	5V	PP5V_S0_HDD_FET 44 52
POWER_PHY	POWER	5V	PP5V_S0_PCH_V5REF 24 24
POWER_PHY	POWER	5V	PP5V_S4_EXT_A 45 45
POWER_PHY	POWER	5V	PP5V_S4_EXT_A_F 45 45
POWER_PHY	POWER	5V	PP5V_S4_EXTB 45 45
POWER_PHY	POWER	5V	PP5V_S4_EXTB_F 45 45
POWER_PHY	POWER	5V	PP5V_S4_EXTC 46 46
POWER_PHY	POWER	5V	PP5V_S4_EXTC_F 46 46
POWER_PHY	POWER	5V	PP5V_S4_EXTD 46 46
POWER_PHY	POWER	5V	PP5V_S4_EXTD_F 46 46
POWER_PHY	POWER	5V	PP5V_S5_PCH_V5REFSUS 24 24

AUTO-CONSTRAINTS PG 5

PPHV\_\*

Physical	Spacing	Voltage	Netname
POWER_PHY	POWER	12V	PPHV_SW_TBTAPWR
POWER_PHY	POWER	12V	PPHV_SW_TBTBPWR

S5\_\*

Spacing	Netname
PM	S5_PWRGD

SMCISNS\_\*

Physical	Spacing	Netname
SNS_PHY	SENSE	SMCISNS_CPUAXG
SNS_PHY	SENSE	SMCISNS_CPUCORE
SNS_PHY	SENSE	SMCISNS_GPUCORE
SNS_PHY	SENSE	SMCISNS_P12VG3H
SNS_PHY	SENSE	SMCISNS_P12VS0_CPU_P1V05
SNS_PHY	SENSE	SMCISNS_P12VS0_CPU_VCCSA
SNS_PHY	SENSE	SMCISNS_P12VS0_FBVDDQ
SNS_PHY	SENSE	SMCISNS_P12VS0_HDD
SNS_PHY	SENSE	SMCISNS_P12VS0_P1V05
SNS_PHY	SENSE	SMCISNS_P1V05S0_PCH
SNS_PHY	SENSE	SMCISNS_P1V5S0_CPU_MEM
SNS_PHY	SENSE	SMCISNS_P3V3S0_SSD
SNS_PHY	SENSE	SMCISNS_P3V3S4_AP
SNS_PHY	SENSE	SMCISNS_P5VS0_HDD
SNS_PHY	SENSE	SMCISNS_PVDDQS3_DDR

PPVBATT\_\*

Physical	Spacing	Voltage	Netname
POWER_PHY	POWER	3.3V	PPVBATT_G3_RTC
POWER_PHY	POWER	3.3V	PPVBATT_G3_RTC_R

SATALED\_\*

Spacing	Netname
GENERIC_ISO	SATALED_L

SDCONN\_\*

Spacing	Netname
GENERIC_ISO	SDCONN_DETECT
GENERIC_ISO	SDCONN_ILIM
GENERIC_ISO	SDCONN_OC_L

SMCVSNS\_\*

Physical	Spacing	Netname
SNS_PHY	SENSE	SMCVSNS_CPUAXG
SNS_PHY	SENSE	SMCVSNS_CPUCORE
SNS_PHY	SENSE	SMCVSNS_GPUCORE
SNS_PHY	SENSE	SMCVSNS_P12VG3H
SNS_PHY	SENSE	SMCVSNS_P1V05S0_PCH
SNS_PHY	SENSE	SMCVSNS_P1V5S0_CPU_MEM
SNS_PHY	SENSE	SMCVSNS_P3V3S0
SNS_PHY	SENSE	SMCVSNS_P5VS0_HDD
SNS_PHY	SENSE	SMCVSNS_PVDDQS3_DDR

PU\_\*

Spacing	Netname
GENERIC_ISO	PU_U6900

PWR\_\*

Spacing	Netname
PM	PWR_BTN
PM	PWR_BTN_R

SD\_\*

Spacing	Netname
GENERIC_ISO	SD_DETECT_LVL

REG\_\*

Physical	Spacing	Netname
	PM	REG_CPUAXG_PGOOD
	PM	REG_CPUCORE_PGOOD
CPU_PHY	CPU	REG_CPUCORE_VRHOT_L
	PM	REG_CPU_P1V05S0_PGOOD
VR_CTL_PHY	VR_CTL	REG_FBVDDQ_SET0
VR_CTL_PHY	VR_CTL	REG_FBVDDQ_SET1
VR_CTL_PHY	VR_CTL	REG_FBVDDQ_SET1_R
VR_CTL_PHY	VR_CTL	REG_FBVDDQ_SREF
	PM	REG_P1V8S0_PGOOD
	PM	REG_P3V3S5_PGOOD
	PM	REG_P5VS4_PGOOD
	PM	REG_VCCSA0_PGOOD
	PM	REG_VDDQS3_PGOOD

SLG\_\*

Spacing	Netname
PM	SLG_ENET_RESET_L
PM	SLG_ENET_RESET_R_L

SMBUS\_\*

Physical	Spacing	Netname
SMB_PHY	SMB	SMBUS_PCH_CLK
SMB_PHY	SMB	SMBUS_PCH_CLK_R
SMB_PHY	SMB	SMBUS_PCH_DATA
SMB_PHY	SMB	SMBUS_PCH_DATA_R
SMB_PHY	SMB	SMBUS_SMC_0_S0_SCL
SMB_PHY	SMB	SMBUS_SMC_0_S0_SDA
SMB_PHY	SMB	SMBUS_SMC_1_S0_SCL
SMB_PHY	SMB	SMBUS_SMC_1_S0_SDA
SMB_PHY	SMB	SMBUS_SMC_2_S4_SCL
SMB_PHY	SMB	SMBUS_SMC_2_S4_SDA
SMB_PHY	SMB	SMBUS_SMC_3_SCL
SMB_PHY	SMB	SMBUS_SMC_3_SDA
SMB_PHY	SMB	SMBUS_SMC_4_ASF_SCL
SMB_PHY	SMB	SMBUS_SMC_4_ASF_SDA
SMB_PHY	SMB	SMBUS_SMC_5_G3H_SCL
SMB_PHY	SMB	SMBUS_SMC_5_G3H_SDA

SMC\_\*

Physical	Spacing	Netname
	GENERIC_ISO	SMC_ACDC_ID
	GENERIC_ISO	SMC_ACDC_ID_R
PM		SMC_ASSERT_RTCRST
	GENERIC_ISO	SMC_BLC_MUX_RX_L
	GENERIC_ISO	SMC_BLC_MUX_TX_L
	GENERIC_ISO	SMC_CPU_CATERR_L
CPU_PHY	CPU	SMC_CPU_PECI
	PM	SMC_DELAYED_PWRGD
	GENERIC_ISO	SMC_DP_HPD_L
CLK_XTAL	XTAL	SMC_EXTAL
	GENERIC_ISO	SMC_FAN_0_CTL
	GENERIC_ISO	SMC_FAN_0_TACH
	GENERIC_ISO	SMC_GFX_OVERTEMP
	GENERIC_ISO	SMC_GFX_OVERTEMP_Q
	GENERIC_ISO	SMC_GFX_OVERTEMP_R_L
PM		SMC_GFX_THROTTLE_L
PM		SMC_GFX_THROTTLE_R_L
PM		SMC_LRESET_L
PM		SMC_MANUAL_RST_L
PM		SMC_ONOFF_L
	SENSE	SMC_OOB1_RX_CN
	SENSE	SMC_OOB1_RX_FILT
	SENSE	SMC_OOB1_RX_L
	SENSE	SMC_OOB1_RX_R
	SENSE	SMC_OOB1_TX_L
	SENSE	SMC_OOB2_RX_L
	SENSE	SMC_OOB2_TX_L
CPU_PHY	CPU	SMC_PECI_L
CPU_PHY	CPU	SMC_PECI_L_R
PM		SMC_PME_S4_WAKE_L
	GENERIC_ISO	SMC_PM_G2_EN
PM		SMC_PM_PCH_SYS_PWROK
CPU		SMC_PROCHOT
PM		SMC_RESET_L

RTC\_\*

Spacing	Netname
PM	RTC_RESET_L
PM	RTC_RESET_L_R

AUTO-CONSTRAINTS GENERATED Fri 04/06/12 07:24:10 PM

PAGE TITLE		
AUTO-CONSTRAINTS 5		
DRAWING NUMBER		SIZE
051-9504		D
REVISION		
7.0.0		
BRANCH		
prefsb		
PAGE		
142 OF 143		
SHEET		
116 OF 117		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		

AUTO-CONSTRAINTS PG 6

SMC\_\*

Physical	Spacing	Netname
14	GENERIC ISO	SMC ROMBOOT 48 49
15	GENERIC ISO	SMC RUNTIME SCI L 15 21 47
16	GENERIC ISO	SMC RX L 47 48 49
17	PM	SMC S4 WAKESRC EN 35 47 48
18	GENERIC ISO	SMC TCK 47 48 49
19	GENERIC ISO	SMC TDI 47 48 49
20	GENERIC ISO	SMC TDO 47 48 49
21	PM	SMC THRMTrip 47 48
22	GENERIC ISO	SMC TMS 47 48 49
23	GENERIC ISO	SMC TO BLC RX L 48
24	GENERIC ISO	SMC TO BLC TX L 48
25	GENERIC ISO	SMC TX L 47 48 49
26	PM	SMC WAKE L 47
27	GENERIC ISO	SMC WAKE SCI L 15 21 47
28	CLK XTAL	XTAL SMC XTAL 47 48
29	CLK XTAL	XTAL SMC XTAL R 48

SML\_\*

Physical	Spacing	Netname
31	SMB PHY	SMB SML PCH 0 CLK 18 50
32	SMB PHY	SMB SML PCH 0 DATA 18 50
33	SMB PHY	SMB SML PCH 1 CLK 18 50
34	SMB PHY	SMB SML PCH 1 DATA 18 50

SPI\_\*

Spacing	Netname
35	GENERIC ISO SPI DESCRIPTOR OVERRIDE L 15 47

SSD\_\*

Spacing	Netname
36	GENERIC ISO SSD CLKREQ L 15 18

SYS\_\*

Spacing	Netname
37	PM SYS PWROK R 65

TBT\_\*

Physical	Spacing	Voltage	Netname
38	GENERIC ISO	3.3V	TBT A BIAS 86
39	TBT_GEN 55S	TBT_GEN	TBT A_CONFIG1 RC 86
40	PM		TBT A_HV_EN 36 86
41	GENERIC ISO	3.3V	TBT B BIAS 88
42	TBT_GEN 55S	TBT_GEN	TBT B_CONFIG1 RC 88
43	PM		TBT B_HV_EN 36 88
44	GENERIC ISO		TBT CLKREQ ISOL L 38
45	GENERIC ISO		TBT CLKREQ L 15 38
46	GENERIC ISO		TBT DDC XBAR_EN L 36 85
47	GENERIC ISO		TBT_EN CIO_PWR 38
48	PM		TBT_EN CIO_PWR L 36 38
49	GENERIC ISO		TBT_EN LC ISOL 38
50	GENERIC ISO		TBT_EN LC_PWR 36 38
51	GENERIC ISO		TBT_PCH_CLKREQ L 15 21
52	PM		TBT_PWR_EN 15 26 36
53	PM		TBT_PWR_EN_PCH 18 26
54	PM		TBT_PWR_ON_POC_RST L 36 38
55	PM		TBT_PWR_REQ L 15 20 36
56	PM		TBT_SO_EN 64
57	PM		TBT_SW_RESET L 21 38

TSNS\_\*

Electrical	Physical	Spacing	Netname
58	SNS_TEMP	SNS_DIFF_PHY	SENSE TSNS 1 1 N 53
59	SNS_TEMP	SNS_DIFF_PHY	SENSE TSNS 1 1 P 53
60	SNS_TEMP	SNS_DIFF_PHY	SENSE TSNS 1 2 N 53
61	SNS_TEMP	SNS_DIFF_PHY	SENSE TSNS 1 2 P 53
62	SNS_TEMP	SNS_DIFF_PHY	SENSE TSNS 1 3 N 53
63	SNS_TEMP	SNS_DIFF_PHY	SENSE TSNS 1 3 P 53
64	SNS_TEMP	SNS_DIFF_PHY	SENSE TSNS 2 1 N 53
65	SNS_TEMP	SNS_DIFF_PHY	SENSE TSNS 2 1 P 53
66	SNS_TEMP	SNS_DIFF_PHY	SENSE TSNS 2 2 N 53
67	SNS_TEMP	SNS_DIFF_PHY	SENSE TSNS 2 2 P 53
68	SNS_TEMP	SNS_DIFF_PHY	SENSE TSNS 2 3 N 53
69	SNS_TEMP	SNS_DIFF_PHY	SENSE TSNS 2 3 P 53
70	SNS_TEMP	SNS_DIFF_PHY	SENSE TSNS 2 4 N 53
71	SNS_TEMP	SNS_DIFF_PHY	SENSE TSNS 2 4 P 53
72	SNS_TEMP	SNS_DIFF_PHY	SENSE TSNS 2 5 N 53
73	SNS_TEMP	SNS_DIFF_PHY	SENSE TSNS 2 5 P 53
74	SNS_TEMP	SNS_DIFF_PHY	SENSE TSNS 2 6 N 53
75	SNS_TEMP	SNS_DIFF_PHY	SENSE TSNS 2 6 P 53
76	SNS_TEMP	SNS_DIFF_PHY	SENSE TSNS 2 7 N 53
77	SNS_TEMP	SNS_DIFF_PHY	SENSE TSNS 2 7 P 53
78	SNS_TEMP	SNS_DIFF_PHY	SENSE TSNS ACDC N 6 53
79	SNS_TEMP	SNS_DIFF_PHY	SENSE TSNS ACDC_P 6 53
80	SNS_TEMP	SNS_DIFF_PHY	SENSE TSNS SKIN N 53
81	SNS_TEMP	SNS_DIFF_PHY	SENSE TSNS SKIN_P 53

UVP\_\*

Spacing	Netname
82	PM UVP_IN 1 91
83	PM UVP_IN 1_REF 91
84	PM UVP_IN 2 91
85	PM UVP_IN 3 91
86	PM UVP_IN 4 91
87	PM UVP_REF 91

VREFMRGN\_\*

Spacing	Netname
88	GENERIC ISO VREFMRGN_CA_SODIMMA_EN 34
89	GENERIC ISO VREFMRGN_CA_SODIMMB_EN 34

VTCLAMP\_\*

Spacing	Netname
90	GENERIC ISO VTCLAMP_EN 28
91	GENERIC ISO VTCLAMP_L 28

WOL\_\*

Spacing	Netname
92	GENERIC ISO WOL_EN 15 21 40